diff options
| author | Wade Fife <wade.fife@ettus.com> | 2021-06-08 19:40:46 -0500 |
|---|---|---|
| committer | Aaron Rossetto <aaron.rossetto@ni.com> | 2021-06-10 11:56:58 -0500 |
| commit | 6d3765605262016a80f71e36357f749ea35cbe5a (patch) | |
| tree | 7d62d6622befd4132ac1ee085effa1426f7f53e5 /fpga/usrp3/top/x400/constraints/pins/qsfp0_3.xdc | |
| parent | f706b89e6974e28ce76aadeeb06169becc86acba (diff) | |
| download | uhd-6d3765605262016a80f71e36357f749ea35cbe5a.tar.gz uhd-6d3765605262016a80f71e36357f749ea35cbe5a.tar.bz2 uhd-6d3765605262016a80f71e36357f749ea35cbe5a.zip | |
fpga: x400: Add support for X410 motherboard FPGA
Co-authored-by: Andrew Moch <Andrew.Moch@ni.com>
Co-authored-by: Daniel Jepson <daniel.jepson@ni.com>
Co-authored-by: Javier Valenzuela <javier.valenzuela@ni.com>
Co-authored-by: Joerg Hofrichter <joerg.hofrichter@ni.com>
Co-authored-by: Kumaran Subramoniam <kumaran.subramoniam@ni.com>
Co-authored-by: Max Köhler <max.koehler@ni.com>
Co-authored-by: Michael Auchter <michael.auchter@ni.com>
Co-authored-by: Paul Butler <paul.butler@ni.com>
Co-authored-by: Wade Fife <wade.fife@ettus.com>
Co-authored-by: Hector Rubio <hrubio@ni.com>
Diffstat (limited to 'fpga/usrp3/top/x400/constraints/pins/qsfp0_3.xdc')
| -rw-r--r-- | fpga/usrp3/top/x400/constraints/pins/qsfp0_3.xdc | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/fpga/usrp3/top/x400/constraints/pins/qsfp0_3.xdc b/fpga/usrp3/top/x400/constraints/pins/qsfp0_3.xdc new file mode 100644 index 000000000..2d1823988 --- /dev/null +++ b/fpga/usrp3/top/x400/constraints/pins/qsfp0_3.xdc @@ -0,0 +1,21 @@ +# +# Copyright 2021 Ettus Research, a National Instruments Brand +# +# SPDX-License-Identifier: LGPL-3.0-or-later +# +# Description: +# QSFP28 Port 0 (Lane 3) pin constraints for X410. +# + +############################################################################### +# Pin constraints for the MGTs (QSFP28 ports) +############################################################################### + +# Bank 131 (Quad X0Y4, Lanes X0Y16-X0Y19) +# Lane 3 (X0Y19) + +set_property PACKAGE_PIN B36 [get_ports {QSFP0_3_RX_P}] +set_property PACKAGE_PIN B37 [get_ports {QSFP0_3_RX_N}] + +set_property PACKAGE_PIN A33 [get_ports {QSFP0_3_TX_P}] +set_property PACKAGE_PIN A34 [get_ports {QSFP0_3_TX_N}] |