blob: 588313e55aaff0f9cf643a053da593368ac0d301 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
//
// Copyright 2021 Ettus Research, a National Instruments Brand
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
// Module: PkgEth100gLbus
//
// Description:
//
// Package to define an Lbus record
//
//-----------------------------------------------------------------------------
// Lbus interface
//
// This is the segmented local bus interface on the Xilinx CMAC IP
// see Xilinx CMAC documentation for detail
// https://www.xilinx.com/support/documentation/ip_documentation/cmac_usplus/v2_4/pg203-cmac-usplus.pdf
//-----------------------------------------------------------------------------
package PkgEth100gLbus;
localparam DATA_WIDTH = 512;
localparam NUM_SEG = 4;
localparam SEG_DATA_WIDTH = DATA_WIDTH/NUM_SEG;
typedef struct packed {
logic [SEG_DATA_WIDTH-1:0] data;
logic [$clog2(SEG_DATA_WIDTH/8)-1:0] mty;
logic sop;
logic eop;
logic err;
logic ena;
} lbus_t;
endpackage : PkgEth100gLbus
|
