aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/vrt
Commit message (Expand)AuthorAgeFilesLines
* dsp rework: register the sample in vita tx ctrlJosh Blum2012-02-011-2/+11
* dsp rework: paramaterize post_engine_bufferingJosh Blum2012-02-011-4/+14
* dsp rework: finished engine HEADER_OFFSET stuff, add post_engine_bufferingJosh Blum2012-01-301-3/+8
* dsp rework: work on 8 to 16 engine (usrp2 ok)Josh Blum2012-01-301-1/+1
* dsp rework: integrated dspengine_8to16, some tweaksJosh Blum2012-01-301-4/+2
* dsp rework: added double buffer interface to vita txJosh Blum2012-01-281-8/+35
* dsp rework: implemented dsp changes for other top levelsJosh Blum2012-01-272-3/+9
* dsp rework: renamed dsp signals for frontend IOJosh Blum2012-01-272-2/+2
* dsp rework: u2_core test implementationJosh Blum2012-01-262-20/+11
* dsp: remove dsp_buffer and replace with simpler add_routing_header,Matt Ettus2011-11-041-3/+2
* dsp_engine fix rst -> reset, default to read addressMatt Ettus2011-10-261-1/+1
* dspengine: move the register to VITA_RX_CTRL + 9 instead of + 3 which is occu...Matt Ettus2011-10-261-1/+1
* dspengine: insert into the rx chainMatt Ettus2011-10-261-1/+23
* vrt: delay the late signal to help with timingMatt Ettus2011-07-281-5/+20
* vita_rx_ctrl: use an extra cmd bit to signal stopJosh Blum2011-07-281-7/+7
* dsp: added tx_frontend, instantiated in u2/u2pMatt Ettus2011-06-081-2/+2
* added copyrightsJosh Blum2011-06-0711-0/+187
* u2p-rebase: go back to versions on nextMatt Ettus2011-05-261-3/+3
* u1p: vita packet generator for testing purposesMatt Ettus2011-05-262-0/+43
* u1p: debug pinsMatt Ettus2011-05-261-3/+3
* u1e: get dsp_framer36 from u1p so it can skip the protocol headerMatt Ettus2011-05-091-3/+6
* clean up a bunch of warnings and incorrect bus widthsMatt Ettus2011-03-164-6/+7
* u2/u2p: proper connections for dsp_framerMatt Ettus2011-03-071-0/+3
* u2/u2p: moved dsp framer into vita_rx_chainMatt Ettus2011-03-053-14/+15
* u2/u2p: proper hookup of vita_rx_chainMatt Ettus2011-02-171-2/+2
* clean up rx dsp and some other nets in prep for dual dspMatt Ettus2011-02-162-0/+34
* Merge branch 'cordic_policy' into nextJosh Blum2011-01-041-4/+30
|\
| * run should actually turn on now any time in the IBS_RUN stateMatt Ettus2010-12-291-11/+8
| * should keep cordic spinning and the rest of the tx going throughMatt Ettus2010-12-281-4/+33
* | generate port number headers in the dsp error unitsMatt Ettus2010-12-152-6/+8
|/
* should safely delay the late signal which was causing timing problemsMatt Ettus2010-12-061-2/+16
* packets are shorter now, so we need to tell the udp state machine that...Matt Ettus2010-11-231-1/+1
* no need for second sequence number anymore. Each dsp tx chainMatt Ettus2010-11-212-11/+8
* modernize the testbenchMatt Ettus2010-11-191-18/+30
* get rid of extraneous U messages when we actually had an ACKMatt Ettus2010-11-182-7/+10
* fix problem with consecutive timed packets on txMatt Ettus2010-11-181-2/+0
* simplify time comparison to speed up logic and meet fpga timingMatt Ettus2010-11-131-3/+2
* reset properlyMatt Ettus2010-11-111-0/+1
* compiles with new file locationsMatt Ettus2010-11-111-1/+1
* handle zero-length packets properlyMatt Ettus2010-11-113-55/+76
* clear out the vita tx chain and the tx fifo. need to check the fifoMatt Ettus2010-11-114-13/+13
* added ability to truly clear out the entire rx chain. also removed old style...Matt Ettus2010-11-112-26/+18
* now handles frames larger than the vita packet (i.e. with padding)Matt Ettus2010-11-111-6/+16
* don't clear out following packets on an eob ackMatt Ettus2010-11-111-1/+1
* don't flag an error on eob ackMatt Ettus2010-11-111-1/+1
* cleanup for 32 bit seqnumMatt Ettus2010-11-111-4/+3
* switch to 32 bit sequence numbers. Will wrap in ~15 hours at max rateMatt Ettus2010-11-113-14/+16
* send message on eob to ack the end of transmissionMatt Ettus2010-11-111-1/+6
* typo which isn't caught by xilinxMatt Ettus2010-11-111-1/+1
* separated flow control and error reporting on tx path. should work with and ...Matt Ettus2010-11-113-24/+41
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 22:33:21 +0000