| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | fifo_ctrl: clear settings reg, and flow control | Josh Blum | 2012-03-16 | 1 | -5/+10 |
| * | srb: created command queue, in and out state machines | Josh Blum | 2012-03-16 | 2 | -4/+2 |
| * | usrp2: first pass implementation of fifo control | Josh Blum | 2012-03-16 | 1 | -4/+38 |
| * | fpga: force -include_global for custom sources | Josh Blum | 2012-03-12 | 9 | -13/+16 |
| * | fpga: fix custom defs in some top level makefiles | Josh Blum | 2012-03-08 | 4 | -101/+3 |
| * | usrp2/nseries: added churn to meet timing | Josh Blum | 2012-02-18 | 2 | -2/+4 |
| * | dsp rework: implement 64 bit ticks no seconds | Josh Blum | 2012-02-06 | 4 | -4/+4 |
| * | B100: External FPGA reset from FX2 reuses fpga_cfg_cclk. | Nick Foster | 2012-02-06 | 2 | -2/+6 |
| * | dsp rework: pass vita clears into dsp modules, unified fifo clears | Josh Blum | 2012-02-04 | 4 | -62/+51 |
| * | b100: timing constraints on GPIF lines | Josh Blum | 2012-02-04 | 1 | -0/+9 |
| * | b100: connect all clears for gpif | Josh Blum | 2012-02-03 | 1 | -1/+1 |
| * | dsp rework: rehash of the custom module stuff and readme | Josh Blum | 2012-02-02 | 10 | -28/+61 |
| * | dsp rework: custom engine module for rx/tx vita chain | Josh Blum | 2012-02-01 | 4 | -11/+21 |
| * | Merge branch 'slave_fifo_rebase' into dsp_rework | Josh Blum | 2012-02-01 | 3 | -20/+27 |
| |\ |
|
| | * | Fix missing B100 core_compile (poor Git hygeine) | Nick Foster | 2012-01-23 | 1 | -0/+1 |
| | * | b100: bumped fpga compat number for slave fifo mode | Josh Blum | 2012-01-12 | 1 | -1/+1 |
| | * | B100: moar buffering on TX for better performance in bidirectional applications | Nick Foster | 2012-01-12 | 1 | -2/+2 |
| | * | Squashed slave mode changes onto master. | Nick Foster | 2012-01-12 | 4 | -19/+25 |
| * | | dsp rework: paramaterize post_engine_buffering | Josh Blum | 2012-02-01 | 2 | -0/+2 |
| * | | dsp rework: added double buffer interface to vita tx | Josh Blum | 2012-01-28 | 4 | -4/+6 |
| * | | dsp rework: moved scale and round into ddc chain | Josh Blum | 2012-01-28 | 4 | -4/+4 |
| * | | dsp rework: top level fixes B100/E100 | Josh Blum | 2012-01-27 | 4 | -8/+9 |
| * | | dsp rework: integrated custom dsp module shells | Josh Blum | 2012-01-27 | 12 | -22/+46 |
| * | | dsp rework: implemented dsp changes for other top levels | Josh Blum | 2012-01-27 | 4 | -100/+127 |
| * | | dsp rework: renamed dsp signals for frontend IO | Josh Blum | 2012-01-27 | 1 | -11/+11 |
| * | | dsp rework: u2_core test implementation | Josh Blum | 2012-01-26 | 4 | -12/+21 |
| |/ |
|
| * | n2xx: updated bootloader to latest build in uhd master | Josh Blum | 2012-01-11 | 1 | -377/+377 |
| * | usrp2/nseries: restored clock/serdes readback | Josh Blum | 2011-11-23 | 2 | -4/+4 |
| * | need more umph out of correction values | Josh Blum | 2011-11-10 | 4 | -4/+4 |
| * | remove unused irq to meet timing | Josh Blum | 2011-11-05 | 2 | -21/+7 |
| * | convenience makefiles for top level projects | Josh Blum | 2011-11-05 | 2 | -0/+31 |
| * | increase vita rx fifosize to 10, like USRP2, make things work | Josh Blum | 2011-11-04 | 2 | -4/+4 |
| * | u1e: fix unattached nets from copy-paste error | Matt Ettus | 2011-11-04 | 1 | -3/+3 |
| * | b100: fix warnings, complete removal of test code | Matt Ettus | 2011-11-04 | 1 | -16/+4 |
| * | u1e/u1p: GPIOs switched over to setting regs | Matt Ettus | 2011-10-27 | 2 | -32/+45 |
| * | 32 bit compat number for E and B series | Josh Blum | 2011-10-26 | 2 | -10/+8 |
| * | u1e/u1p: removed led setting reg | Matt Ettus | 2011-10-26 | 2 | -14/+4 |
| * | u1p/u1e: partially redone atr and gpio redo | Matt Ettus | 2011-10-26 | 2 | -33/+11 |
| * | u2/u2p: use new setting_reg based gpios, gets it off of wb | Matt Ettus | 2011-10-26 | 2 | -17/+27 |
| * | u1e/u1p: remove unused UART | Matt Ettus | 2011-10-26 | 2 | -24/+0 |
| * | u2/u2p: move nearly all setting regs onto dsp_clk | Matt Ettus | 2011-10-26 | 2 | -30/+37 |
| * | u2/u2p: remove dead comments and code | Matt Ettus | 2011-10-26 | 2 | -84/+16 |
| * | usrp2: fix typo in top level core files | Josh Blum | 2011-10-26 | 2 | -2/+2 |
| * | connect and map b100 and e100 front-panel leds | Josh Blum | 2011-10-11 | 2 | -2/+2 |
| * | E100: GPSDO serial port level conversion | Nick Foster | 2011-09-28 | 2 | -2/+9 |
| * | B100: use gpif_misc on R2 hw, invert direction of gpif_misc pins | Nick Foster | 2011-09-19 | 1 | -2/+2 |
| * | u1e,u1p: turn off debug pins, misc cleanups | Matt Ettus | 2011-09-08 | 2 | -26/+10 |
| * | u1p: proper format in ucf file | Matt Ettus | 2011-09-08 | 5 | -4/+474 |
| * | u1e: relax GPMC constraints, eases P&R | Matt Ettus | 2011-09-02 | 1 | -10/+10 |
| * | u1e: separate build for E100 and E110, just a different FPGA | Matt Ettus | 2011-09-01 | 2 | -1/+102 |
