aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/control_lib
Commit message (Expand)AuthorAgeFilesLines
* u1p: fix bus widths and other warningsMatt Ettus2011-05-261-11/+11
* modernize the make files, it now compiles. not tested.Matt Ettus2011-05-261-0/+1
* select bus is 2 bits wideNick Foster2011-05-261-1/+1
* add padding into gpif response pathMatt Ettus2011-05-261-1/+7
* pad out packets to a minimum lengthMatt Ettus2011-05-261-1/+10
* fixed length command packetsMatt Ettus2011-05-261-1/+1
* give response packets the same format as tx packetsMatt Ettus2011-05-261-1/+13
* successful testMatt Ettus2011-05-261-0/+104
* old and unusedMatt Ettus2011-05-261-151/+0
* fifo to wb should be functionally complete, needs testingMatt Ettus2011-05-261-21/+141
* added a loopback control port, will do full wishbone interface laterMatt Ettus2011-05-261-0/+34
* N210: bootram expanded to 16KB (8 BRAMs) and UDP bootloader addedNick Foster2011-04-211-98/+143
* Merge branch 'master' into nextMatt Ettus2011-03-272-2/+2
|\
| * clean up a bunch of warnings and incorrect bus widthsMatt Ettus2011-03-162-2/+2
* | u2/u2p: reworked settings bus addressesMatt Ettus2011-03-161-3/+1
|/
* put these files in the right place. newfifo is long gone.Matt Ettus2011-02-168-256/+0
* usrp-e100: added missing newfifo files to list, added missing signals for timedJosh Blum2011-01-261-0/+5
* usrp-e100: added readback mux 32 as slave 7 for time readbackJosh Blum2011-01-142-0/+74
* Merge branch 'u1e' into merge_u1eMatt Ettus2010-11-1014-18/+623
|\
| * Merge branch 'ise12' into u1eMatt Ettus2010-07-191-0/+1
| |\
| * \ Merge branch 'master' into u1e_newbuildMatt Ettus2010-06-1421-7499/+47
| |\ \
| * | | left something out of the sensitivity list.Matt Ettus2010-06-101-1/+1
| * | | added little endian capability for gpmc to fifo and fifo to gpmc, since ARM i...Matt Ettus2010-06-062-37/+47
| * | | get rid of redundant fifo18, since we can just use fifo19 and ignore the occ bitMatt Ettus2010-06-061-40/+0
| * | | Merge branch 'ise12_exp' into u1eMatt Ettus2010-06-012-212/+317
| |\ \ \
| | * \ \ Merge branch 'new_ramloader' into nocache_plus_newramloader, plus manual merg...Matt Ettus2010-05-282-220/+252
| | |\ \ \
| | | * | | experimental mods to make ram loader fully synchronous. Based on IJB's workMatt Ettus2010-05-262-220/+252
| | * | | | Merge branch 'master_nocache' into master_nocache_post_mergeMatt Ettus2010-05-281-0/+73
| | |\| | |
| | | * | | fixes from IJB from 5/24. Basically connect unconnected wires.Matt Ettus2010-05-241-0/+2
| | | * | | removes the icache and pipelines the readsMatt Ettus2010-05-201-0/+71
| * | | | | Merge branch 'master' into u1e_merge_with_masterMatt Ettus2010-05-271-2/+4
| |\ \ \ \ \ | | | |/ / / | | |/| | |
| * | | | | test full width packetsMatt Ettus2010-05-241-0/+27
| * | | | | fifo36_to_ll8 and fifo pacer need a real fifo between them or they deadlock (...Matt Ettus2010-05-211-1/+8
| * | | | | fix double declarationMatt Ettus2010-05-211-1/+0
| * | | | | send bigger packets to reduce cpu loadMatt Ettus2010-05-201-1/+1
| * | | | | combined timed and crc cases. fifo pacer produces/consumes at a fixed rateMatt Ettus2010-05-201-0/+24
| * | | | | moved fifos into gpmc_async, reorganized top level a bit, added in crc packet...Matt Ettus2010-05-123-6/+48
| * | | | | add missing signal from sensitivity listMatt Ettus2010-05-121-1/+1
| * | | | | Merge branch 'master' into u1eMatt Ettus2010-05-123-14/+26
| |\ \ \ \ \
| * | | | | | packet generator and verifier, to test gpmc and other data transfer stuffMatt Ettus2010-05-124-0/+153
| * | | | | | added 16-bit wide atr controllerMatt Ettus2010-04-013-14/+73
| * | | | | | Merge branch 'udp' into u1eMatt Ettus2010-03-253-50/+51
| |\ \ \ \ \ \
| * | | | | | | enable was on the wrong address pin, needs to be the highest order oneMatt Ettus2010-02-251-2/+2
| * | | | | | | Switched xilinx primitives because they order the bits funny in the other oneMatt Ettus2010-02-251-48/+79
| * | | | | | | ISE chokes on the pure verilog version so we use the macroMatt Ettus2010-02-251-4/+49
| * | | | | | | Merge branch 'master' into u1eMatt Ettus2010-02-231-1/+1
| |\ \ \ \ \ \ \
| * | | | | | | | first cut at making a bidirectional 2 port ram for the gpmc data interfaceMatt Ettus2010-02-231-0/+44
| * | | | | | | | settings bus with 16 bit wishbone interface, put on the main wishbone in u1eMatt Ettus2010-02-221-0/+54
| * | | | | | | | Modified nsgpio.v to support 16 bit little endian bus interface.Matt Ettus2010-02-221-0/+124
| * | | | | | | | allow default uart clock dividerMatt Ettus2010-02-181-6/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 19:16:44 +0000