aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/x300
Commit message (Expand)AuthorAgeFilesLines
...
* x300: Updated FPGA->ADC Clock delays for all boardsAshish Chaudhari2015-07-241-2/+2
* x300: Removed radio_rst assertion codeAshish Chaudhari2015-07-233-3/+4
* Revert "x300: Changed ADC clock swing to 1.6V from 0.7V"Ashish Chaudhari2015-07-231-2/+2
* x300: Moved system-level ADC and DAC operationsAshish Chaudhari2015-07-233-386/+413
* x300: Increased the max image size for burnerAshish Chaudhari2015-07-231-1/+1
* x300: Updated CLK->DATA delay for ADCAshish Chaudhari2015-07-221-2/+2
* x300: Added a comprehensive radio reset sequenceAshish Chaudhari2015-07-224-32/+68
* x300: Minor: Optimized ADC/DAC resetsAshish Chaudhari2015-07-221-11/+11
* x300: Changed ADC clock swing to 1.6V from 0.7VAshish Chaudhari2015-07-221-2/+2
* x300: Addressed code review feedback for Rev7+ supportAshish Chaudhari2015-07-203-118/+126
* x300: Added extended ADC self-testAshish Chaudhari2015-07-192-9/+68
* x300: Made all X300 revision related errors fatalAshish Chaudhari2015-07-191-13/+20
* x300: Added HW rev compat number supportAshish Chaudhari2015-07-182-12/+27
* x300: Added new Rev7+ X3x0 MB product codesAshish Chaudhari2015-07-182-2/+54
* x300: Bumped max HW rev to 8Martin Braun2015-07-161-1/+1
* Added uhd::image_loader class and uhd_image_loader utilityNicholas Corgan2015-07-156-8/+538
* Merge branch 'maint'Martin Braun2015-07-141-1/+0
|\
| * x300: Removed stray debug printMartin Braun2015-07-141-1/+0
* | Updated compat numbers for B2x0 and X3x0Martin Braun2015-07-141-1/+1
* | Merge branch 'maint'Martin Braun2015-07-142-0/+11
|\|
| * x300: Added max hw rev checkingMartin Braun2015-07-142-0/+11
* | x300: Added retry mechanism to ADC capture delay self-calAshish Chaudhari2015-07-141-47/+65
* | x300: Updated pre-rev7 board delays after characterizationAshish Chaudhari2015-07-141-3/+2
* | x300: Fixed Windows build issue in x300_clock_ctrlAshish Chaudhari2015-07-091-3/+4
* | x300: Added FPGA->ADC Clock delay for rev 7+ boardsAshish Chaudhari2015-07-071-1/+1
* | x300: Bumped FPGA compat number to 11Ashish Chaudhari2015-07-071-1/+1
* | x300: Added self-cal to tune ADC source-sync data delaysAshish Chaudhari2015-07-073-50/+160
* | x300: Added self-cal to tune ADC clk delay at startupAshish Chaudhari2015-07-013-33/+239
* | x300: Added set/get_clock_delay to x300_clock_ctrlAshish Chaudhari2015-07-012-17/+244
* | Merge branch 'maint'Martin Braun2015-06-091-16/+28
|\|
| * x300: Updated clock rate / ref freq warnings for clarityMartin Braun2015-05-221-16/+28
* | x300: Check FPGA compat before firmware compatAshish Chaudhari2015-04-211-2/+3
* | Merge branch 'master' into vivadoAshish Chaudhari2015-04-214-340/+472
|\ \
| * | Merge branch 'maint'Martin Braun2015-04-104-335/+467
| |\|
| | * Increase command FIFO depth of N2x0 and X3x0 to 64.michael-west2015-04-101-2/+2
| | * X300: Change dboard clock rate to 50 MHzmichael-west2015-04-103-333/+465
* | | Merge branch 'master' into vivadoAshish Chaudhari2015-04-094-2/+17
|\| |
| * | Merge branch 'maint'Martin Braun2015-04-063-1/+16
| |\|
| | * uhd: Add ability to get and set command time through dboard_iface.michael-west2015-04-033-2/+17
| * | Merge branch 'maint'Martin Braun2015-03-311-1/+1
| |\|
| | * x300: Fix for Bug #714: Phase wobble across four channels on two devicesNeel Pandeya2015-03-301-1/+1
* | | Merge branch 'master' into ashish/vivadoAshish Chaudhari2015-03-301-2/+2
|\| |
| * | Merge branch 'maint'Martin Braun2015-03-271-2/+2
| |\|
| | * Warning fixesNicholas Corgan2015-03-271-2/+2
* | | Merge branch 'master' into ashish/vivadoAshish Chaudhari2015-03-174-148/+135
|\| |
| * | gpio: Renamed enums to avoid clash with generic, compiler-provided namesMartin Braun2015-03-111-7/+7
| * | B200: UHD support for FPGPIO connector on REV6+ boards.Ian Buckley2015-03-092-19/+22
| * | Merge branch 'maint'Martin Braun2015-01-121-8/+6
| |\ \
| * | | revert unnecessary change to the SR_LEDSBrooks Prumo2015-01-051-1/+1
| * | | x300: support new 120 MHz bandwidth versions of the NI-branded X310sBrooks2014-12-222-84/+102
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 19:27:00 +0000