aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/usrp2/usrp2_impl.cpp
Commit message (Expand)AuthorAgeFilesLines
* UHD: Remove initialization of time to GPS time.michael-west2015-08-121-3/+0
* Added uhd::image_loader class and uhd_image_loader utilityNicholas Corgan2015-07-151-1/+1
* USRP2: Separate FPGA compat numbers for USRP2 and N200.michael-west2015-04-231-2/+23
* N2x0: Fixed missing usage of send_buff_sizeMartin Braun2015-03-031-2/+3
* uhd: fixing TX DSP tuning on gen2 devices, special changes for n2xxBen Hilburn2014-10-071-25/+2
* Merge branch 'maint'Martin Braun2014-09-231-2/+0
|\
| * usrp: don't print duplicate GPSDO detection messagesNicholas Corgan2014-09-231-2/+0
* | Give user the option to ignore daughterboard's calibration file at runtimeNicholas Corgan2014-09-021-2/+7
* | Merge branch 'maint'Martin Braun2014-08-181-5/+0
|\|
| * - Fixes for channel alignmentmichael-west2014-08-181-5/+0
* | Merge branch 'maint'Martin Braun2014-07-311-1/+8
|\|
| * Fix for BUG #492: UHD: set_time_unknown_pps() fails with GPSDO installedmichael-west2014-06-251-1/+8
* | OctoClock firmware upgrade, added host driverNicholas Corgan2014-07-231-2/+3
|/
* Merge remote-tracking branch 'origin/bug403'Ben Hilburn2014-04-101-2/+4
|\
| * Fix for BUG #403: Visible frequency drift on Finite Rx with N210 & SBXmichael-west2014-04-081-2/+4
* | uhd: Added max link rate info for usrp1, usrp2 and b100Martin Braun2014-04-101-0/+1
|/
* Merging USRP X300 and X310 support!!Ben Hilburn2014-02-041-4/+21
* usrp2: try/catch for first send of discovery routineJosh Blum2013-08-151-1/+12
* lfrx: disable dc offset correction when using LFRXJosh Blum2012-09-281-0/+3
* n2x0: only check for the GPSDO once after power upJosh Blum2012-06-181-9/+38
* gpsdo: added "gpsdo" clock and time source optionsJosh Blum2012-05-181-4/+7
* usrp: mboard eeprom map use string as keyJosh Blum2012-05-141-1/+1
* usrp2: print helpful message with burner commandJosh Blum2012-05-111-2/+3
* usrp2: add variable for wb/spi interfaceJosh Blum2012-04-201-12/+25
* Merge branch 'master' into nextJosh Blum2012-03-261-3/+17
|\
| * usrp2: possible fix for invalid broadcast repliesJosh Blum2012-03-261-3/+17
* | fifo ctrl: implement timed command feature detectionJosh Blum2012-03-231-2/+9
* | fifo ctrl: use regular iface for U2_REG_MISC_CTRL_CLOCKJosh Blum2012-03-231-6/+7
* | fifo ctrl: various tweaksJosh Blum2012-03-231-1/+0
* | fifo ctrl: spi core work and host implementationJosh Blum2012-03-231-3/+3
* | usrp2: implementation of timed commands workingJosh Blum2012-03-231-0/+5
* | usrp2: integrated fifo ctrl into usrp2 modules, implemented window'd ackingJosh Blum2012-03-231-16/+17
* | usrp2: host and fw implementation for fifo controlJosh Blum2012-03-231-1/+8
|/
* usrp: fix from "rev iq correction"Josh Blum2012-03-161-2/+2
* usrp: reset cordics on init after tick rate updateJosh Blum2012-02-281-0/+8
* dsp rework: implement 64 bit ticks, no secondsJosh Blum2012-02-061-4/+4
* dsp rework: work on usb wrapper for smaller packets, large lutsJosh Blum2012-02-021-1/+1
* gen2: added user setting regs api and user coreJosh Blum2012-01-311-0/+7
* uhd: flush transport for new rx streamersJosh Blum2012-01-231-4/+0
* usrp2: use the socket to determine the device addrJosh Blum2011-12-201-2/+5
* usrp: fixed default initialization of iq bal correctionJosh Blum2011-11-131-2/+2
* uhd: created rx IQ imbalance app to parallel txJosh Blum2011-11-111-2/+11
* usrp: basically working iq cal on txJosh Blum2011-11-101-0/+12
* usrp: work on dboard code to use subtrees to populate frontend propsJosh Blum2011-11-071-17/+4
* somebody made a typoJosh Blum2011-11-031-1/+1
* usrp: reorganize frontend paths in tree for correction stuffJosh Blum2011-11-031-5/+8
* usrp: prefer name iq_balance for api callJosh Blum2011-11-031-4/+4
* usrp: register properties for correction and dc offsetJosh Blum2011-11-031-1/+17
* usrp: added get_tx/rx_ratesJosh Blum2011-11-031-0/+4
* uhd: lots of work releated to streamer work and usrp2 implementationJosh Blum2011-11-031-13/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 11:39:24 +0000