aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/cores
Commit message (Expand)AuthorAgeFilesLines
* math: Added a new uhd::math namespace + float comparison routinesBen Hilburn2014-10-074-28/+20
* uhd: fixed RX and TX DSP cores for 3rd generation productsBen Hilburn2014-10-072-8/+52
* uhd: fixing TX DSP tuning on gen2 devices, special changes for n2xxBen Hilburn2014-10-072-8/+53
* Merge branch 'maint'Martin Braun2014-09-241-8/+0
|\
| * uhd: Fixed logging bug (#476) -- UHD logging has unexplained effect on packet...michael-west2014-09-241-8/+0
* | Added missing pure virtual destructors to base classesNicholas Corgan2014-09-0136-34/+146
|/
* Fix for BUG #517: B200: Regression of power level on RXmichael-west2014-07-221-1/+1
* Fix for BUG #527: N200: 50 Msps results in two tonesmichael-west2014-07-011-1/+2
* - Changed XOR to OR for REG_DSP_RX_MUX flags.michael-west2014-06-121-3/+3
* Fix for BUG #500: B210: RX channels are not phase alignedmichael-west2014-06-062-3/+8
* b200: reverted decim mask for scaling factor, and instead conditionally add n...Balint Seeber2014-03-311-3/+5
* b200: RX DSP scaling mask is 1 bit too narrow for decim 256Balint Seeber2014-03-311-1/+1
* b200: Fixed bug in rx_dsp_core_3000 that would assume 3 halfbands and X300 se...Ashish Chaudhari2014-02-192-29/+43
* Merging USRP X300 and X310 support!!Ben Hilburn2014-02-043-21/+36
* Squashed merge of Coverity fixes.Ben Hilburn2013-11-276-3/+16
* stall-bug: generalized message size handlingJohannes Demel2013-11-201-2/+1
* stall-bug: fixed call by value instead of call by referenceJohannes Demel2013-11-201-8/+16
* b200/dtor-stall: final fixes for stall bugJohannes Demel2013-11-191-2/+2
* b200/dtor-stall: fixed bug that stalled b200 on shutdown.Johannes Demel2013-11-192-47/+79
* uhd: wb_iface is now a public interfaceJosh Blum2013-10-0424-164/+43
* b200: integrate support for new convertersJosh Blum2013-09-042-11/+21
* vita: switch modules to CHDR byte formatJosh Blum2013-09-042-8/+8
* b200: changed for pps select registerJosh Blum2013-08-132-27/+3
* uhd: allow for 16 bit i2c and eeprom addrsJosh Blum2013-07-243-6/+14
* uhd: remove warning on stream cmd to unused channelsJosh Blum2013-07-191-1/+1
* uhd: squashed support modules for usrp3 fpga coresJosh Blum2013-07-1921-7/+1880
* Merge branch 'maint'Josh Blum2012-10-052-4/+6
|\
| * usrp: ensure that actual_scalar does not rolloverJosh Blum2012-10-052-4/+6
* | usrp: added CIC warning to DSP rx and txJosh Blum2012-09-282-0/+18
* | Merge branch 'maint'Josh Blum2012-09-111-1/+1
|\|
| * usrp: fix rx dsp core scaling factor off by 2Josh Blum2012-09-111-1/+1
* | usrp: cache writes to gpio pins (avoids overhead)Josh Blum2012-07-061-1/+7
* | usrp: clear rx dsp on deconstructionJosh Blum2012-06-051-0/+10
* | usrp: added control for sr based i2c coreJosh Blum2012-05-303-0/+194
* | gpsdo: added "gpsdo" clock and time source optionsJosh Blum2012-05-182-2/+8
* | usrp: updated nchan usage for vita rx changeJosh Blum2012-04-101-1/+1
|/
* dsp: clear register now overlaps with numchan register.Josh Blum2012-04-091-4/+2
* usrp: fix for rx_frontend_core_200 dc offsetJosh Blum2012-03-231-3/+4
* uhd: rev iq correction numbers formatJosh Blum2012-03-142-4/+4
* uhd: added fullscale option stream argJosh Blum2012-03-112-0/+4
* dsp rework: added flusher to vita tx chain on clearJosh Blum2012-02-152-5/+8
* uhd: various tweaks for compiler warns and valgrindJosh Blum2012-02-091-1/+1
* dsp rework: implement 64 bit ticks, no secondsJosh Blum2012-02-063-23/+25
* dsp rework: move setting address of format registerJosh Blum2012-02-022-6/+4
* dsp rework: tx trailer, scaling work (peak)Josh Blum2012-01-312-13/+29
* gen2: added user setting regs api and user coreJosh Blum2012-01-313-1/+81
* dsp rework: work on scaling and args parsing on RX and TX dspJosh Blum2012-01-314-11/+48
* dsp rework: implemented new scalefactor in rx dsp coreJosh Blum2012-01-312-12/+25
* uhd: flush transport for new rx streamersJosh Blum2012-01-231-0/+2
* usrp: compensate for other sc8 conversion gainJosh Blum2012-01-091-1/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 05:55:58 +0000