aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/ic_reg_maps
Commit message (Collapse)AuthorAgeFilesLines
* ic_reg_maps: Generate save state read functionsmattprost2022-04-071-0/+24
| | | | | | | | Auto-generated IC Register Maps (e.g. magnesium_cpld_regs, rhodium_cpld_regs, etc.) now provide getter methods for all attributes. This gives access to the save state information for the device. Signed-off-by: mattprost <matt.prost@ni.com>
* n320: fix issue that occasionally prevents lo_locked upon first set_freqDavid Raeman2022-04-011-2/+2
| | | | | | | | | | | | For certain frequencies, the LMX2592 will sporadically fail to lock upon the very first tune. When this happens, subsequent tunes (even to the same frequency) do lock. This issue seems to be resolved by programming the FCAL adjustment register fields (FCAL_LPFD_ADJ/FCAL_HPFD_ADJ) as described in the LMX2592 datasheet. These fields adjust the FCAL calibration speed to better accomodate PFD frequencies below 20MHz or above 100MHz. This patch also fixes a few name typos in the register map that were directly in the scope of this change.
* cmake: remove duplicate entry in LIBUHD_PYTHON_GEN_SOURCEMichael Dickens2021-08-201-5/+0
| | | | Closes: https://github.com/EttusResearch/uhd/issues/478
* uhd: Add support for the USRP X410Lars Amsel2021-06-105-2/+1147
| | | | | | | | | | | | | | | | Co-authored-by: Lars Amsel <lars.amsel@ni.com> Co-authored-by: Michael Auchter <michael.auchter@ni.com> Co-authored-by: Martin Braun <martin.braun@ettus.com> Co-authored-by: Paul Butler <paul.butler@ni.com> Co-authored-by: Cristina Fuentes <cristina.fuentes-curiel@ni.com> Co-authored-by: Humberto Jimenez <humberto.jimenez@ni.com> Co-authored-by: Virendra Kakade <virendra.kakade@ni.com> Co-authored-by: Lane Kolbly <lane.kolbly@ni.com> Co-authored-by: Max Köhler <max.koehler@ni.com> Co-authored-by: Andrew Lynch <andrew.lynch@ni.com> Co-authored-by: Grant Meyerhoff <grant.meyerhoff@ni.com> Co-authored-by: Ciro Nishiguchi <ciro.nishiguchi@ni.com> Co-authored-by: Thomas Vogel <thomas.vogel@ni.com>
* ic_reg_maps: Remove SPCC core reg mapLars Amsel2021-05-271-116/+0
| | | | These registers aren't used anywhere in UHD.
* ic_reg_maps: Add SPCC reg mapToni Jones2021-03-011-0/+116
| | | | Add SPCC reg map for reference and testing.
* ic_reg_map: Allow registers to be arraysMartin Braun2020-10-061-19/+114
| | | | | | | | | | This lets you declare registers like this: REG_NAME[ARRAY_LEN] ADDRESS[BITS] DEFAULT ENUMS The reg object will now carray REG_NAME as an array. So, you can do regs.REG_NAME[0] = VALUE;
* ic_reg_maps: Add common regmap template for PythonToni Jones2020-10-061-4/+88
| | | | | | | Add COMMON_PY_TMPL which is identical to COMMON_TMPL in functionality but generates Python syntax rather than C++ header syntax. Modify the generate function which will now determine if the destination regmap file is a Python file or not and will use the appropriate template.
* twinrx: update synthesizer register values for improved rf performancemattprost2020-08-111-3/+3
| | | | | | | | | | | | | Updated Register values for ADF5356: R2) Expand Frac2 to a 28-bit value for ADF5356 R6) Use negative bleed current for improved spurious performance R7) Set Fractional-N Lock Detect Precision to 12.0 ns because of bleed currents R8) Use magic number for reserved bits R9) Fix VCO Band Division calculation for ADF5356 RD) Expand Frac2 to a 28-bit value for ADF5356 Signed-off-by: mattprost <matt.prost@ni.com>
* uhd: Make sure generated file is closedRyan Volz2020-07-091-1/+2
| | | | | | Letting garbage collection close the file works when using CPython, but it fails with PyPy which uses a different garbage collection strategy. This makes sure that the file is closed by using a file context manager.
* Remove remaining Python 2 referencesMartin Braun2020-05-0723-23/+23
| | | | | | | This changes two things in all applicable files: - Remove imports from __future__ - Change default shebangs from /usr/bin/env python to /usr/bin/env python3
* twinrx: increase rev c lo1 charge pump default valueMark Meserve2019-05-281-1/+1
| | | | - This change improves spur performance for the Rev C TwinRX daughterboard
* uhd: mpm: update all license header w/ "-or-later"Brent Stapleton2019-03-081-1/+1
| | | | Updating all SPDX license identifiers to include "-or-later"
* cmake: Update coding style to use lowercase commandsMartin Braun2018-11-141-3/+3
| | | | | | | | | | | | | | | | | Also updates our coding style file. Ancient CMake versions required upper-case commands. Later command names became case-insensitive. Now the preferred style is lower-case. Run the following shell code (with GNU compliant sed): cmake --help-command-list | grep -v "cmake version" | while read c; do echo 's/\b'"$(echo $c | tr '[:lower:]' '[:upper:]')"'\(\s*\)(/'"$c"'\1(/g' done > convert.sed \ && git ls-files -z -- bootstrap '*.cmake' '*.cmake.in' \ '*CMakeLists.txt' | xargs -0 gsed -i -f convert.sed && rm convert.sed (Make sure the backslashes don't get mangled!)
* rh: add support for rhodium devicesMark Meserve2018-10-252-1/+99
| | | | | | Co-authored-by: Humberto Jimenez <humberto.jimenez@ni.com> Co-authored-by: Alex Williams <alex.williams@ni.com> Co-authored-by: Derek Kozel <derek.kozel@ni.com>
* lmx2592: correct bit 15 of register 39Mark Meserve2018-06-141-1/+1
|
* uhd: Added LMX2592 driverDerek Kozel2018-05-032-0/+357
|
* uhd: Update license headersMartin Braun2018-02-1925-24/+46
| | | | | | | All copyright is now attributed to "Ettus Research, a National Instruments company". SPDX headers were also updated to latest version 3.0.
* mg: turn on tx power amplifiers when idleTrung N Tran2018-02-141-8/+8
| | | | | | Without turning on tx power amplifer when being idle, the TX settling time is 100ms. Turning these power amplifiers on "all time" results in tx settling time around 140us.
* Move all headers to SPDX format, harmonize license headersMartin Braun2017-12-221-14/+5
|
* mg: Fix TX power issuesTrung N Tran2017-12-221-2/+2
| | | | | - Fixed incorrect register address for channel 1 lowband mixer select - Fixed enabling of bypass path
* ic_reg_maps: Add reg map for the Magnesium CPLDMartin Braun2017-12-222-0/+170
|
* Initial commit for N3xx development.Martin Braun2017-12-222-0/+108
| | | | | | | | | | | | | | - Creates mpm/ subdirectory - First pass at hardware daemon/MPM - New code for LMK04828, AD9371 - spidev integration Contributions by: Martin Braun <martin.braun@ettus.com> Derek Kozel <derek.kozel@ettus.com> Mark Meserve <mark.meserve@ni.com> Andrej Rode <andrej.rode@ettus.com>
* Move all license headers to SPDX format.Martin Braun2017-12-2222-264/+22
|
* TwinRX: Added ADF5356 synth and TwinRX Rev C supportDerek Kozel2017-12-083-2/+171
| | | | | | | | | ADF5355 and ADF5356 support merged into adf535x class Default register values moved into regmap Reviewed-By: Martin Braun <martin.braun@ettus.com> Reviewed-By: Ashish Chaudhari <ashish@ettus.com> Reviewed-By: Mark Meserve <mark.meserve@ni.com>
* adf435x: Add APIs for cp current and aux levelAlex Williams2017-10-301-1/+1
|
* Moved default register values into ic_reg_mapDerek Kozel2017-01-301-4/+4
|
* Remove all boost:: namespace prefix for uint32_t, int32_t etc. (fixed-width ↵Martin Braun2016-11-0821-98/+98
| | | | | | | | types) - Also removes all references to boost/cstdint.hpp and replaces it with stdint.h (The 'correct' replacement would be <cstdint>, but not all of our compilers support that).
* max2871: Added label for the bit region VAS_DLYPaul David2016-10-051-1/+4
| | | | - Also added a template specialization for enabling the VAS_DLY bit locations based on VAS_TEMP setting (aka retune)
* twinrx: Added ADF5355 control moduleAshish Chaudhari2016-07-192-0/+171
| | | | | - Added regmap - Added controller class
* build: Python 3 compatibility for build scriptsNicholas Corgan2015-07-141-4/+4
|
* uhd: Replacing Cheetah w/ Mako 0.4.2 (allows Python 3 compat)Martin Braun2015-07-1420-411/+413
|
* x300: Added set/get_clock_delay to x300_clock_ctrlAshish Chaudhari2015-07-011-1/+1
| | | | | | | - This function allows delaying divider pairs using the digital and analog delay blocks in the LMK divider - ctrl object caches delay for later retrieval - Minor fixes to LMK regmap
* UBX: Add UBX Supportmichael-west2015-01-222-0/+151
|
* Restoring compatibility with CMake 2.6Nicholas Corgan2014-08-141-1/+1
| | | | | * The UNSET command didn't exist back then, but using SET with no value does the same thing * CMake 2.6 doesn't like nested parantheses in IF statements, so tweak IF/ELSE statements
* Merging USRP X300 and X310 support!!Ben Hilburn2014-02-043-1/+502
|
* CBX supportNicholas Corgan2013-06-072-0/+138
|
* wbx v4: fixing the drivers for the new rev of the WBX boardBen Hilburn2012-11-071-16/+4
|
* usrp2: fix ad9510 register map typosJosh Blum2012-04-241-13/+13
| | | | | | These register addresses should be in hex. Fortunately, they are not set in the code, so the typo did not break anything in UHD.
* wbx: squashed Ben's WBX workJosh Blum2011-11-071-0/+1
|
* sbx: squashed Ben's SBX workJosh Blum2011-11-072-0/+143
|
* Default adf4350 PLL to fast-lock mode.Ben Hilburn2011-10-121-1/+1
|
* Added TVRX2 supportJason Abele2011-05-132-0/+526
|
* uhd: update copyright headers with automated scriptJosh Blum2011-03-232-2/+2
|
* Merge branch 'master' into nextJosh Blum2011-03-031-1/+4
|\ | | | | | | | | | | Conflicts: host/lib/usrp/usrp2/mboard_impl.cpp host/lib/usrp/usrp2/usrp2_impl.cpp
| * uhd: make ic reg maps depend on common.pyJosh Blum2011-02-251-1/+4
| |
* | uhd: replaced instanced of std::exception with the uhd exceptionsJosh Blum2011-02-241-2/+2
|/
* usrp-e100: work on clock controlJosh Blum2011-01-301-0/+8
| | | | | | | added vco calibration routine and readback to check for calibrated changed the counters/dividers calculation to be event driven and more mathematically calculated.
* uhd: use -B option on python to prevent generation of bytecode filesJosh Blum2010-12-291-2/+0
|
* uhd: use the include subdir macro to simplify the lib subdirs cmakelistsJosh Blum2010-12-201-31/+33
|
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-05 22:47:59 +0000