aboutsummaryrefslogtreecommitdiffstats
path: root/host/docs/usrp_e1xx.rst
Commit message (Collapse)AuthorAgeFilesLines
* docs: added comparative features list at top of eachJosh Blum2012-07-171-135/+0
|
* docs: All instances of "the UHD" have been changed to "UHD". All paths, ↵Nicholas Corgan2012-03-301-25/+24
| | | | filenames, variables, etc. have been uniformly emphasized.
* Small changes / markup on the e1xx documentation.Ben Hilburn2011-10-261-14/+20
|
* docs: unified gpsdo docs and sensors stuffJosh Blum2011-10-251-0/+22
|
* usrp: add documentation for front-panel leds (needs FPGA update)Josh Blum2011-10-121-0/+17
|
* usrp-e100: removed clockgen config stuff and docsJosh Blum2011-06-061-15/+0
|
* usrp-e100: created device address arg for master clock rate, removed eeprom hackJosh Blum2011-05-121-9/+6
|
* USRP1: added support for setting clock rate from EEPROMJosh Blum2011-05-011-4/+4
| | | | | Basically, same deal as the previous changeset but for USRP1. Modified previous changes so that the key is shorter (mcr = master_clock_rate)
* usrp-e100: add ability to set/get default master clock rate from EEPROMJosh Blum2011-05-011-5/+11
| | | | | | | | | Mboard eeprom map class can parse the setting (4 byte float). The clock control will try to set the eeprom rate if present, otherwise or under failure condition, it sets the default. Updated docs, example, and provided helpful verbose. I would prefer that users burn the desired rate to the eeprom (and they may too).
* Updated documentation and improved XCVR RSSI calculationJason Abele2011-04-141-0/+38
| | | | | | | | | | Documented dboard sensors Documented DBSRX2 Added description of direct conversion vs low IF for each dboard Added E1xx docs for adding refclock and pps connectors XCVR rssi calculation was in unscaled dB units Used chart in datasheet (pg 16) to rescale to dBm
* uhd: replace <prefix> with <install-path> in docs for clarityJosh Blum2011-04-051-1/+1
|
* usrp-e100: notes on unbricking/clock reoveryJosh Blum2011-02-081-0/+14
|
* usrp-e100: added app notes for fpga loading and reclockingJosh Blum2011-02-011-0/+51