aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/e31x/e31x.v
Commit message (Expand)AuthorAgeFilesLines
* fpga: e31x: Change RFNoC Ctrl clock to 40 MHzWade Fife2020-08-191-0/+1
* e31x: Minor cleanup on top-level e31x.v moduleMartin Braun2020-07-181-12/+13
* e31x: fpga: connect device_idRobertWalstab2020-07-181-1/+5
* e31x: Swap out liberio for internal EthernetRobertWalstab2020-07-161-16/+134
* Merge FPGA repository back into UHD repositoryMartin Braun2020-01-281-0/+882