aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/lib/sim/io_cap_gen
Commit message (Expand)AuthorAgeFilesLines
* fpga: e320: Improve timing on LVDS interfaceWade Fife2020-12-112-266/+368
* fpga: Fix errors found by linting with vsimAndrew Moch2020-03-231-4/+2
* Merge FPGA repository back into UHD repositoryMartin Braun2020-01-288-0/+1642