aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/opencores/spi/rtl/verilog
Commit message (Expand)AuthorAgeFilesLines
* Removed copy of FPGA source files.Martin Braun2014-10-075-968/+0
* fpga: performed a forceful checkout of fpga to overwrite with current fpga codeJosh Blum2010-11-236-117/+291
* Merge branch 'master' of ettus.sourcerepo.com:ettus/fpga into uhd_masterJosh Blum2010-06-154-8/+0
* moved usrp1 and usrp2 fpga dirs into fpga subdirectoryJosh Blum2010-04-159-0/+802