aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/control_lib/settings_bus_crossclock.v
Commit message (Expand)AuthorAgeFilesLines
* Merge FPGA repository back into UHD repositoryMartin Braun2020-01-281-0/+38
* Removed copy of FPGA source files.Martin Braun2014-10-071-38/+0
* Merge branch 'fpga_next' into nextJosh Blum2012-03-231-4/+5
* Merge branch 'fpga_next' into uhd_nextJosh Blum2011-06-141-0/+17
* Merge branch 'udp' of git@ettus.sourcerepo.com:ettus/fpga into workJosh Blum2010-05-181-0/+20