| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | | | | | | | | | | | | put over/underrun on debug bus, remove high order address bits | Matt Ettus | 2010-05-20 | 1 | -1/+2 | |
| | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | Merge branch 'u1e' of ettus.sourcerepo.com:ettus/fpgapriv into u1e | Matt Ettus | 2010-05-20 | 1 | -4/+2 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Conflicts: usrp2/top/u1e/u1e_core.v | |||||
| | | * | | | | | | | | | | | | | better debug pins | Matt Ettus | 2010-05-17 | 1 | -6/+4 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | combined timed and crc cases. fifo pacer produces/consumes at a fixed rate | Matt Ettus | 2010-05-20 | 3 | -34/+48 | |
| | |/ / / / / / / / / / / / / | ||||||
| | * | | | | | | | | | | | | | moved fifos into gpmc_async, reorganized top level a bit, added in crc ↵ | Matt Ettus | 2010-05-12 | 6 | -66/+144 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | packet gen and test | |||||
| | * | | | | | | | | | | | | | add missing signal from sensitivity list | Matt Ettus | 2010-05-12 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | Merge branch 'master' into u1e | Matt Ettus | 2010-05-12 | 17 | -46/+587 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | | packet generator and verifier, to test gpmc and other data transfer stuff | Matt Ettus | 2010-05-12 | 4 | -0/+153 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | switched passthru of cgen_sen_b to gpio127, made a note of it. No more ↵ | Matt Ettus | 2010-05-10 | 8 | -561/+9 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | safe_u1e necessary. | |||||
| | * | | | | | | | | | | | | | | proper signal level for 24 bit data | Matt Ettus | 2010-05-10 | 1 | -2/+7 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | SPI passthru for programming clock gen chip on brand new boards | Matt Ettus | 2010-05-07 | 3 | -0/+391 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | added DAC output pins, and a sine wave generator to test them | Matt Ettus | 2010-05-04 | 3 | -18/+63 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | Merge branch 'u1e' of ettus.sourcerepo.com:ettus/fpgapriv into u1e | Matt Ettus | 2010-05-04 | 2 | -0/+14 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | | * | | | | | | | | | | | | | | add timing constraints. Just have main clock signal at 64 MHz for now. | Matt Ettus | 2010-05-04 | 2 | -0/+14 | |
| | | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | | changed comment | Matt Ettus | 2010-05-04 | 1 | -1/+1 | |
| | |/ / / / / / / / / / / / / / | ||||||
| | * | | | | | | | | | | | | | | have_space and have_packet now stay high even while busy, | Matt Ettus | 2010-05-03 | 3 | -4/+6 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | as long as there really is more data/space. This should allow bursting without having additional interrupts. Also lenghten RX FIFO | |||||
| | * | | | | | | | | | | | | | | separate timed tx and rx instead of loopback | Matt Ettus | 2010-04-28 | 1 | -3/+51 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | send bus error to debug pins | Matt Ettus | 2010-04-26 | 1 | -2/+4 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | Pass previously unused GPIOs to debug pins to help debug interrupts | Matt Ettus | 2010-04-24 | 3 | -16/+21 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | Only allow new packets if we can fit the largest possible packet (2KB) | Matt Ettus | 2010-04-23 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | Register outputs to omap to prevent runt pulses from falsely triggering ↵ | Matt Ettus | 2010-04-23 | 3 | -7/+20 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | interrupts | |||||
| | * | | | | | | | | | | | | | | find time_64bit | Matt Ettus | 2010-04-20 | 1 | -0/+1 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | added pps and time capability | Matt Ettus | 2010-04-15 | 3 | -5/+21 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | access frame length regs from wishbone | Matt Ettus | 2010-04-15 | 2 | -10/+18 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | async seems to work with packet lengths now. Still need to do wishbone regs ↵ | Matt Ettus | 2010-04-15 | 5 | -37/+72 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | for gpmc | |||||
| | * | | | | | | | | | | | | | | async gpmc progress | Matt Ettus | 2010-04-15 | 4 | -18/+173 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | change time parameters because Xilinx IP has a 1ps timescale | Matt Ettus | 2010-04-15 | 1 | -14/+27 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | add bus error reporting | Matt Ettus | 2010-04-15 | 1 | -3/+9 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | correct name of module | Matt Ettus | 2010-04-15 | 1 | -2/+2 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | progress on synchronous gpmc, but it may not be possible due to the limited ↵ | Matt Ettus | 2010-04-15 | 3 | -43/+45 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | number of clock edges | |||||
| | * | | | | | | | | | | | | | | synchronous and asynchronous gpmc models | Matt Ettus | 2010-04-15 | 3 | -3/+100 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | handle all tri-state in the top level of gpmc | Matt Ettus | 2010-04-15 | 3 | -6/+8 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | more sync progress. This is just a skeleton for now, with junk content | Matt Ettus | 2010-04-14 | 1 | -0/+56 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | more progress on synchronous interface | Matt Ettus | 2010-04-14 | 4 | -26/+95 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | renamed to async. Will be building a sync version for GPMC_CLK | Matt Ettus | 2010-04-14 | 2 | -3/+3 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | make timing diagrams for bus transactions. Still need to do reads | Matt Ettus | 2010-04-14 | 5 | -0/+46 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | added in a loopback fifo | Matt Ettus | 2010-04-14 | 1 | -4/+11 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | probably won't be using this, and it hasn't been tested | Matt Ettus | 2010-04-14 | 1 | -0/+46 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | minor changes to get it to synthesize | Matt Ettus | 2010-04-13 | 2 | -1/+4 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | lengthened delay between cycles, added more transactions on the data bus | Matt Ettus | 2010-04-12 | 1 | -2/+7 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | replaced ram interface with a fifo interface. still need to do rx side | Matt Ettus | 2010-04-12 | 3 | -120/+117 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | split out gpmc to wishbone interface to make gpmc top level cleaner | Matt Ettus | 2010-04-12 | 1 | -0/+57 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | added 16-bit wide atr controller | Matt Ettus | 2010-04-01 | 5 | -47/+117 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | settings_bus_16 now handles variable address window sizes split ctrl of nsgpio into ctrl (selector) and debug bits | |||||
| | * | | | | | | | | | | | | | | 16 bit wide spi core | Matt Ettus | 2010-03-27 | 1 | -0/+182 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | connect up the 16 bit spi core | Matt Ettus | 2010-03-26 | 2 | -5/+4 | |
| | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | remove timescale junk | Matt Ettus | 2010-03-26 | 5 | -21/+19 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | get rid of asynchronous resets fix spelling error corrected comment | |||||
| | * | | | | | | | | | | | | | | connect 2 clock gen controls and 3 status pins to the wishbone so they can ↵ | Matt Ettus | 2010-03-26 | 3 | -8/+26 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | be read/controlled from SW | |||||
| | * | | | | | | | | | | | | | | Merge branch 'udp' into u1e | Matt Ettus | 2010-03-25 | 32 | -132/+2545 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | | | connected spi pins, but the spi core still needs to be redone for 16 bit ↵ | Matt Ettus | 2010-03-25 | 3 | -40/+60 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | interfaces Also reconnected GPIOs so you'll need to send commands in order to get debug pins on the GPIOs | |||||
| | * | | | | | | | | | | | | | | | debug pins | Matt Ettus | 2010-02-25 | 1 | -2/+3 | |
| | | | | | | | | | | | | | | | | | ||||||
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |