aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* | | | Merge branch 'next' of ettus.sourcerepo.com:ettus/uhdpriv into nextJosh Blum2011-07-081-1/+1
|\ \ \ \
| * \ \ \ Merge branch 'fpga_next' into nextJosh Blum2011-07-081-1/+1
| |\ \ \ \
| | * | | | b100: fix for fpga syntax error on xfer_rateJosh Blum2011-07-081-1/+1
| | | | | |
* | | | | | uhd: updated the major and minor versions for next branchJosh Blum2011-07-081-2/+2
| | | | | |
* | | | | | uhd: moved modules and some other files into cmake subdirJosh Blum2011-07-0811-3/+3
|/ / / / /
* | | | | Merge branch 'fpga_next' into nextJosh Blum2011-07-0847-768/+5325
|\| | | |
| * | | | Merge branch 'b100_shrink' into nextJosh Blum2011-07-0829-718/+967
| |\ \ \ \ | | | |_|/ | | |/| |
| | * | | usrp2: split compat number into major/minor (increment minor for fixes)Josh Blum2011-07-032-2/+2
| | | | |
| | * | | e100: proc_int should be high when interruptedJosh Blum2011-06-201-3/+1
| | | | |
| | * | | e100: added proc_int and buffer for async messagesJosh Blum2011-06-192-17/+49
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Redirected the tx_err stream into a buffer_int2, and connected interrupt when a packet is written. The proc_int is muxed into the aux spi miso to use when its not being selected for spi.
| | * | | u1p: remove uart and bus testing to fit easierMatt Ettus2011-06-161-8/+9
| | | | |
| | * | | u1p: remove unused portsMatt Ettus2011-06-161-1/+0
| | | | |
| | * | | u1e: core compile now works as a fullchip lintMatt Ettus2011-06-161-1/+1
| | | | |
| | * | | u1p/u1e: cleanup some warnings, connect the correct clocksMatt Ettus2011-06-163-12/+11
| | | | |
| | * | | USRP2/N2x0: incremented compat numbers for frontend workJosh Blum2011-06-152-2/+2
| | | | |
| | * | | Merge branch 'usrp_e100_aux_spi' into dsp_rebaseMatt Ettus2011-06-155-156/+24
| | |\ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * usrp_e100_aux_spi: usrp-e100: removed passthrough files, not needed w/ aux spi for clock chip usrp-e100: make reg_test32 persistent across resets, bump compat number usrp-e100: work on aux spi Conflicts: usrp2/top/E1x0/u1e_core.v
| | | * | | usrp-e100: removed passthrough files, not needed w/ aux spi for clock chipJosh Blum2011-06-093-139/+0
| | | | | |
| | | * | | usrp-e100: make reg_test32 persistent across resets, bump compat numberJosh Blum2011-06-081-2/+3
| | | | | |
| | | * | | usrp-e100: work on aux spiJosh Blum2011-06-082-17/+22
| | | | | |
| | * | | | u1e/u1p: new register map for new dspMatt Ettus2011-06-152-26/+32
| | | | | |
| | * | | | u1p: work in dual rx and frontend from u1eMatt Ettus2011-06-142-16/+61
| | | | | |
| | * | | | u1p: new tx dsp frontend, copied from u1eMatt Ettus2011-06-141-10/+17
| | | | | |
| | * | | | u1e-dsp: attach tx dc offset and iq balanceMatt Ettus2011-06-142-10/+14
| | | | | |
| | * | | | dsp: implement iqbal on txMatt Ettus2011-06-122-30/+35
| | | | | |
| | * | | | dsp: remove unused setting regMatt Ettus2011-06-081-4/+0
| | | | | |
| | * | | | dsp: added tx_frontend, instantiated in u2/u2pMatt Ettus2011-06-086-25/+81
| | | | | |
| | * | | | dsp: small_hb_dec now 24 bits wide as wellMatt Ettus2011-06-082-39/+38
| | | | | |
| | * | | | dsp: do everything at 24 bits wideMatt Ettus2011-06-085-120/+204
| | | | | |
| | * | | | u1e: update u1e to use new rx_frontend, and give it a 2nd rx dsp coreMatt Ettus2011-06-081-21/+74
| | | | | |
| | * | | | u2/u2p: use all 24 bits from the rx_frontendMatt Ettus2011-06-082-2/+2
| | | | | |
| | * | | | dsp: pass 24 bit wide signals between frontend and dsp core.Matt Ettus2011-06-082-8/+12
| | | | | | | | | | | | | | | | | | | | | | | | Overkill, but we have the bits already, so why throw them away?
| | * | | | dsp: clip in hb_dec to prevent the rare overflow with certain frequencies at ↵Matt Ettus2011-06-082-6/+19
| | | | | | | | | | | | | | | | | | | | | | | | max amplitude
| | * | | | dsp: add guard bit to top of cordic to allow clipping on output instead of ↵Matt Ettus2011-06-081-5/+9
| | | | | | | | | | | | | | | | | | | | | | | | wrapping
| | * | | | dsp: fix off-by-one error in timing of hb_decMatt Ettus2011-06-081-1/+1
| | | | | |
| | * | | | dsp: register hb outputMatt Ettus2011-06-084-293/+15
| | | | | |
| | * | | | dsp: no need to keep all the low order bits from the accumulatorMatt Ettus2011-06-081-2/+2
| | | | | |
| | * | | | dsp: increase gain of small_hb_dec because it used to scale down by factor ↵Matt Ettus2011-06-082-5/+9
| | | | | | | | | | | | | | | | | | | | | | | | of 2. Clip if needed.
| | * | | | dsp: use round_sd in small_hb_decMatt Ettus2011-06-081-3/+6
| | | | | |
| | * | | | dsp: reorganized scaling and rounding, removed multipliers (will put back in ↵Matt Ettus2011-06-083-49/+46
| | | | | | | | | | | | | | | | | | | | | | | | a different location)
| | * | | | dsp: testbenches for dsp blocksMatt Ettus2011-06-082-0/+113
| | | | | |
| | * | | | dsp: tx_dcoffset, not integrated yetMatt Ettus2011-06-081-0/+26
| | | | | |
| | * | | | dsp: add resets for simulation purposesMatt Ettus2011-06-081-4/+4
| | | | | |
| | * | | | dsp: do proper rounding at the end of dsp chainMatt Ettus2011-06-081-1/+1
| | | | | |
| | * | | | dsp: reworked muxes on rxMatt Ettus2011-06-082-22/+31
| | | | | |
| | * | | | dsp: more typosMatt Ettus2011-06-081-2/+2
| | | | | |
| | * | | | dsp: new files in dsp directoryMatt Ettus2011-06-081-0/+3
| | | | | |
| | * | | | dsp: fix typosMatt Ettus2011-06-083-14/+14
| | | | | |
| | * | | | dsp: add2_and_clip_reg and round_sd now are now strobed to be compatibleMatt Ettus2011-06-086-26/+46
| | | | | | | | | | | | | | | | | | | | | | | | with strobed (non-full rate) data
| | * | | | u2/u2p: use new rx_frontend in u2 and u2pMatt Ettus2011-06-083-6/+17
| | | | | |
| | * | | | dsp: use sigma delta rounding in rx_dcoffset and in dsp_core_rxMatt Ettus2011-06-082-16/+6
| | | | | |
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 17:29:46 +0000