aboutsummaryrefslogtreecommitdiffstats
path: root/toplevel/sizetest/sizetest.v
diff options
context:
space:
mode:
authorjcorgan <jcorgan@221aa14e-8319-0410-a670-987f0aec2ac5>2006-08-03 04:51:51 +0000
committerjcorgan <jcorgan@221aa14e-8319-0410-a670-987f0aec2ac5>2006-08-03 04:51:51 +0000
commit4f523681b7e786694969bcb7bfddb68b976c8ab7 (patch)
tree8abf3004259c399ba18b7eea297c149bf2d980ce /toplevel/sizetest/sizetest.v
downloaduhd-4f523681b7e786694969bcb7bfddb68b976c8ab7.tar.gz
uhd-4f523681b7e786694969bcb7bfddb68b976c8ab7.tar.bz2
uhd-4f523681b7e786694969bcb7bfddb68b976c8ab7.zip
Houston, we have a trunk.
git-svn-id: http://gnuradio.org/svn/gnuradio/trunk@3122 221aa14e-8319-0410-a670-987f0aec2ac5
Diffstat (limited to 'toplevel/sizetest/sizetest.v')
-rw-r--r--toplevel/sizetest/sizetest.v39
1 files changed, 39 insertions, 0 deletions
diff --git a/toplevel/sizetest/sizetest.v b/toplevel/sizetest/sizetest.v
new file mode 100644
index 000000000..cdbd0861a
--- /dev/null
+++ b/toplevel/sizetest/sizetest.v
@@ -0,0 +1,39 @@
+// -*- verilog -*-
+//
+// USRP - Universal Software Radio Peripheral
+//
+// Copyright (C) 2003 Matt Ettus
+//
+// This program is free software; you can redistribute it and/or modify
+// it under the terms of the GNU General Public License as published by
+// the Free Software Foundation; either version 2 of the License, or
+// (at your option) any later version.
+//
+// This program is distributed in the hope that it will be useful,
+// but WITHOUT ANY WARRANTY; without even the implied warranty of
+// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+// GNU General Public License for more details.
+//
+// You should have received a copy of the GNU General Public License
+// along with this program; if not, write to the Free Software
+// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
+//
+
+
+module sizetest(input clock,
+ input reset,
+ input enable,
+ input [15:0]xi,
+ input [15:0] yi,
+ input [15:0] zi,
+ output [15:0] xo,
+ output [15:0] yo,
+ output [15:0] zo
+// input [15:0] constant
+ );
+
+wire [16:0] zo;
+
+cordic_stage cordic_stage(clock, reset, enable, xi, yi, zi, 16'd16383, xo, yo, zo );
+
+endmodule