aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/sim/axi_crossbar/sim_2x2/run_iverilog
diff options
context:
space:
mode:
authorMartin Braun <martin.braun@ettus.com>2014-10-07 11:25:20 +0200
committerMartin Braun <martin.braun@ettus.com>2014-10-07 11:25:20 +0200
commitfd3e84941de463fa1a7ebab0a69515b4bf2614cd (patch)
tree3fa721a13d41d2c0451d663a59a220a38fd5e614 /fpga/usrp3/sim/axi_crossbar/sim_2x2/run_iverilog
parent3b66804e41891e358c790b453a7a59ec7462dba4 (diff)
downloaduhd-fd3e84941de463fa1a7ebab0a69515b4bf2614cd.tar.gz
uhd-fd3e84941de463fa1a7ebab0a69515b4bf2614cd.tar.bz2
uhd-fd3e84941de463fa1a7ebab0a69515b4bf2614cd.zip
Removed copy of FPGA source files.
Diffstat (limited to 'fpga/usrp3/sim/axi_crossbar/sim_2x2/run_iverilog')
-rwxr-xr-xfpga/usrp3/sim/axi_crossbar/sim_2x2/run_iverilog21
1 files changed, 0 insertions, 21 deletions
diff --git a/fpga/usrp3/sim/axi_crossbar/sim_2x2/run_iverilog b/fpga/usrp3/sim/axi_crossbar/sim_2x2/run_iverilog
deleted file mode 100755
index 268127de8..000000000
--- a/fpga/usrp3/sim/axi_crossbar/sim_2x2/run_iverilog
+++ /dev/null
@@ -1,21 +0,0 @@
-
-iverilog \
--s axi_crossbar_tb \
--y /opt/Xilinx/14.4/ISE_DS/ISE/verilog/src/unisims \
--o axi_crossbar_tb \
--I .. \
-/opt/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v \
-../../lib/control/axi_crossbar_tb.v \
-../../lib/control/axi_crossbar.v \
-../../lib/control/axi_slave_mux.v \
-../../lib/control/axi_forwarding_cam.v \
-../../lib/control/setting_reg.v \
-../../lib/fifo/monitor_axi_fifo.v \
-../../lib/fifo/axi_fifo_short.v
-
-
-
-#fuse work.axi_crossbar_tb work.glbl -L unisims_ver -L xilinxcorelib_ver -o axi_crossbar_tb.exe
-
-# run the simulation scrip
-#./axi_crossbar_tb.exe -gui #-tclbatch simcmds.tcl