| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Connect ATTiny and PLL differently | Matthias P. Braendli | 2022-04-09 | 1 | -2562/+994 |
| * | Place and route | Matthias P. Braendli | 2022-04-08 | 1 | -1/+20202 |
| * | Start schematic | Matthias P. Braendli | 2022-04-08 | 1 | -0/+2 |
 |
index : ADF4002_27MHz_PLL | |
| A PLL around the ADF4002 to generate 27MHz from a 10MHz ref |
| aboutsummaryrefslogtreecommitdiffstats |