aboutsummaryrefslogtreecommitdiffstats
path: root/vrt/vita_tx.build
blob: 2d65537d5a460ff143f5775d4bd9a34142e85213 (plain)
1
iverilog -Wimplict -Wportbind -y ../models -y . -y ../control_lib/ -y ../coregen -y /opt/Xilinx/10.1/ISE/verilog/src/XilinxCoreLib -y /opt/Xilinx/10.1/ISE/verilog/src/unisims/ -y ../timing -o vita_tx_tb vita_tx_tb.v