1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
module vita_pkt_gen
(input clk, input reset, input clear,
input [15:0] len,
output [35:0] data_o, output src_rdy_o, input dst_rdy_i);
reg [15:0] state;
reg [31:0] seq, data;
wire sof = (state == 0);
wire eof = (state == (len-1));
wire consume = src_rdy_o & dst_rdy_i;
assign src_rdy_o = 1;
always @(posedge clk)
if(reset | clear)
begin
state <= 0;
seq <= 0;
end
else
if(consume)
if(eof)
begin
state <= 0;
seq <= seq + 1;
end
else
state <= state + 1;
always @*
case(state)
0 : data <= {24'h000,seq[3:0],len};
1 : data <= seq;
default : data <= {~state,state};
endcase // case (state)
assign data_o = {2'b00, eof, sof, data};
endmodule // vita_pkt_gen
|
