1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
`define DSP_CORE_RX_BASE 160
module dummy_rx
(input clk, input rst,
input set_stb, input [7:0] set_addr, input [31:0] set_data,
input [13:0] adc_a, input adc_ovf_a,
input [13:0] adc_b, input adc_ovf_b,
output [31:0] sample,
input run,
output strobe
);
wire [15:0] scale_i, scale_q;
wire [31:0] phase_inc;
reg [31:0] phase;
wire [23:0] i_decim, q_decim;
wire [7:0] decim_rate;
setting_reg #(.my_addr(`DSP_CORE_RX_BASE+0)) sr_0
(.clk(clk),.rst(rst),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(phase_inc),.changed());
setting_reg #(.my_addr(`DSP_CORE_RX_BASE+1)) sr_1
(.clk(clk),.rst(rst),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out({scale_i,scale_q}),.changed());
setting_reg #(.my_addr(`DSP_CORE_RX_BASE+2)) sr_2
(.clk(clk),.rst(rst),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(decim_rate),.changed());
strobe_gen strobe_gen(.clock(clk),.reset(rst),.enable(run),.rate(decim_rate),
.strobe_in(1),.strobe(strobe) );
reg [15:0] i_out, q_out;
assign sample = {i_out,q_out};
always @(posedge clk)
if(rst)
i_out <= 0;
else if(~run)
i_out <= 0;
else if(strobe)
i_out <= i_out + 1;
reg run_d1;
always @(posedge clk)
if(rst)
run_d1 <= 0;
else
run_d1 <= run;
always @(posedge clk)
if(rst)
q_out <= 0;
else if (run & ~run_d1)
q_out <= q_out + 1;
endmodule // ddc_chain
|
