1 2 3 4 5 6 7 8 9 10
# OMAP writes to FPGA # initialize the signals CLK=0,nWE=1,nCS=1,nOE=1,DATA=Z. CLK=1. CLK=0,nWE=0,nCS=0,DATA=WR_DATA. CLK=1. CLK=0,nWE=1,nCS=1,DATA=Z. CLK=1.