blob: 7ed5bc8f6191d2d4d0f0b8c020b72b18dff66296 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
// Retime a single bit from one clock domain to another
// Guarantees that no matter what the relative clock rates, if the in signal is high for at least
// one clock cycle in the clk_in domain, then the out signal will be high for at least one
// clock cycle in the clk_out domain. If the in signal goes high again before the process is done
// the behavior is undefined. No other guarantees. Designed for passing reset into a new
// clock domain.
module oneshot_2clk
(input clk_in,
input in,
input clk_out,
output reg out);
reg del_in = 0;
reg sendit = 0, gotit = 0;
reg sendit_d = 0, gotit_d = 0;
always @(posedge clk_in) del_in <= in;
always @(posedge clk_in)
if(in & ~del_in) // we have a positive edge
sendit <= 1;
else if(gotit)
sendit <= 0;
always @(posedge clk_out) sendit_d <= sendit;
always @(posedge clk_out) out <= sendit_d;
always @(posedge clk_in) gotit_d <= out;
always @(posedge clk_in) gotit <= gotit_d;
endmodule // oneshot_2clk
|
