path: root/opencores/uart16550/rtl/verilog-backup/timescale.v

// Timescale define

`timescale 1ns/10ps