timescale.v « verilog « rtl « i2c « opencores - uhd - Ettus' UHD Repository

about summary refs log tree commit diff stats

path: root/opencores/i2c/rtl/verilog/timescale.v

blob: 60d4ecbd1037ab1681914e071563893a6ae4b3e4 (plain)

1 2	`timescale 1ns / 10ps