1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
|
//
// Copyright 2010-2012 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
#include "usrp1_iface.hpp"
#include <uhd/utils/log.hpp>
#include <uhd/exception.hpp>
#include <uhd/utils/byteswap.hpp>
#include <boost/format.hpp>
#include <stdexcept>
#include <iomanip>
using namespace uhd;
using namespace uhd::usrp;
using namespace uhd::transport;
class usrp1_iface_impl : public usrp1_iface{
public:
/*******************************************************************
* Structors
******************************************************************/
usrp1_iface_impl(uhd::usrp::fx2_ctrl::sptr ctrl_transport)
{
_ctrl_transport = ctrl_transport;
}
~usrp1_iface_impl(void)
{
/* NOP */
}
/*******************************************************************
* Peek and Poke
******************************************************************/
void poke32(boost::uint32_t addr, boost::uint32_t value)
{
boost::uint32_t swapped = uhd::htonx(value);
UHD_LOGV(always)
<< "poke32("
<< std::dec << std::setw(2) << addr << ", 0x"
<< std::hex << std::setw(8) << value << ")" << std::endl
;
boost::uint8_t w_index_h = SPI_ENABLE_FPGA & 0xff;
boost::uint8_t w_index_l = (SPI_FMT_MSB | SPI_FMT_HDR_1) & 0xff;
int ret =_ctrl_transport->usrp_control_write(
VRQ_SPI_WRITE,
addr & 0x7f,
(w_index_h << 8) | (w_index_l << 0),
(unsigned char*) &swapped,
sizeof(boost::uint32_t));
if (ret < 0) throw uhd::io_error("USRP1: failed control write");
}
boost::uint32_t peek32(boost::uint32_t addr)
{
UHD_LOGV(always)
<< "peek32("
<< std::dec << std::setw(2) << addr << ")" << std::endl
;
boost::uint32_t value_out;
boost::uint8_t w_index_h = SPI_ENABLE_FPGA & 0xff;
boost::uint8_t w_index_l = (SPI_FMT_MSB | SPI_FMT_HDR_1) & 0xff;
int ret = _ctrl_transport->usrp_control_read(
VRQ_SPI_READ,
0x80 | (addr & 0x7f),
(w_index_h << 8) | (w_index_l << 0),
(unsigned char*) &value_out,
sizeof(boost::uint32_t));
if (ret < 0) throw uhd::io_error("USRP1: failed control read");
return uhd::ntohx(value_out);
}
void poke16(boost::uint32_t, boost::uint16_t) {
throw uhd::not_implemented_error("Unhandled command poke16()");
}
boost::uint16_t peek16(boost::uint32_t) {
throw uhd::not_implemented_error("Unhandled command peek16()");
return 0;
}
/*******************************************************************
* I2C
******************************************************************/
void write_i2c(boost::uint8_t addr, const byte_vector_t &bytes){
return _ctrl_transport->write_i2c(addr, bytes);
}
byte_vector_t read_i2c(boost::uint8_t addr, size_t num_bytes){
return _ctrl_transport->read_i2c(addr, num_bytes);
}
/*******************************************************************
* SPI
*
* For non-readback transactions use the SPI_WRITE command, which is
* simpler and uses the USB control buffer for OUT data. No data
* needs to be returned.
*
* For readback transactions use SPI_TRANSACT, which places up to
* 4 bytes of OUT data in the device request fields and uses the
* control buffer for IN data.
******************************************************************/
boost::uint32_t transact_spi(int which_slave,
const spi_config_t &,
boost::uint32_t bits,
size_t num_bits,
bool readback)
{
UHD_LOGV(always)
<< "transact_spi: " << std::endl
<< " slave: " << which_slave << std::endl
<< " bits: " << bits << std::endl
<< " num_bits: " << num_bits << std::endl
<< " readback: " << readback << std::endl
;
UHD_ASSERT_THROW((num_bits <= 32) && !(num_bits % 8));
size_t num_bytes = num_bits / 8;
if (readback) {
unsigned char buff[4] = {
(bits >> 0) & 0xff, (bits >> 8) & 0xff,
(bits >> 16) & 0xff, (bits >> 24) & 0xff
};
//conditions where there are two header bytes
if (num_bytes >= 3 and buff[num_bytes-1] != 0 and buff[num_bytes-2] != 0 and buff[num_bytes-3] == 0){
if (int(num_bytes-2) != _ctrl_transport->usrp_control_read(
VRQ_SPI_READ, (buff[num_bytes-1] << 8) | (buff[num_bytes-2] << 0),
(which_slave << 8) | SPI_FMT_MSB | SPI_FMT_HDR_2,
buff, num_bytes-2
)) throw uhd::io_error("USRP1: failed SPI readback transaction");
}
//conditions where there is one header byte
else if (num_bytes >= 2 and buff[num_bytes-1] != 0 and buff[num_bytes-2] == 0){
if (int(num_bytes-1) != _ctrl_transport->usrp_control_read(
VRQ_SPI_READ, buff[num_bytes-1],
(which_slave << 8) | SPI_FMT_MSB | SPI_FMT_HDR_1,
buff, num_bytes-1
)) throw uhd::io_error("USRP1: failed SPI readback transaction");
}
else{
throw uhd::io_error("USRP1: invalid input data for SPI readback");
}
boost::uint32_t val = (((boost::uint32_t)buff[0]) << 0) |
(((boost::uint32_t)buff[1]) << 8) |
(((boost::uint32_t)buff[2]) << 16) |
(((boost::uint32_t)buff[3]) << 24);
return val;
}
else {
// Byteswap on num_bytes
unsigned char buff[4] = { 0 };
for (size_t i = 1; i <= num_bytes; i++)
buff[num_bytes - i] = (bits >> ((i - 1) * 8)) & 0xff;
boost::uint8_t w_index_h = which_slave & 0xff;
boost::uint8_t w_index_l = (SPI_FMT_MSB | SPI_FMT_HDR_0) & 0xff;
int ret =_ctrl_transport->usrp_control_write(
VRQ_SPI_WRITE,
0x00,
(w_index_h << 8) | (w_index_l << 0),
buff, num_bytes);
if (ret < 0) throw uhd::io_error("USRP1: failed SPI transaction");
return 0;
}
}
private:
uhd::usrp::fx2_ctrl::sptr _ctrl_transport;
};
/***********************************************************************
* Public Make Function
**********************************************************************/
usrp1_iface::sptr usrp1_iface::make(uhd::usrp::fx2_ctrl::sptr ctrl_transport)
{
return sptr(new usrp1_iface_impl(ctrl_transport));
}
|
