1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
|
//
// Copyright 2010 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
#include "usrp1_impl.hpp"
#include "usrp_commands.h"
#include <uhd/utils/assert.hpp>
#include <uhd/usrp/mboard_props.hpp>
#include <boost/bind.hpp>
#include <iostream>
using namespace uhd;
using namespace uhd::usrp;
/***********************************************************************
* Mboard Initialization
**********************************************************************/
void usrp1_impl::mboard_init(void)
{
_mboard_proxy = wax_obj_proxy::make(
boost::bind(&usrp1_impl::mboard_get, this, _1, _2),
boost::bind(&usrp1_impl::mboard_set, this, _1, _2));
/*
* Basic initialization
*/
_iface->poke32( 13, 0x00000000); //FR_MODE
_iface->poke32( 14, 0x00000000); //FR_DEBUG_EN
_iface->poke32( 1, 0x00000001); //FR_RX_SAMPLE_RATE_DEV
_iface->poke32( 0, 0x00000003); //FR_TX_SAMPLE_RATE_DEV
_iface->poke32( 15, 0x0000000f); //FR_DC_OFFSET_CL_EN
/*
* Reset codecs
*/
_iface->poke32( 16, 0x00000000); //FR_ADC_OFFSET_0
_iface->poke32( 17, 0x00000000); //FR_ADC_OFFSET_1
_iface->poke32( 18, 0x00000000); //FR_ADC_OFFSET_2
_iface->poke32( 19, 0x00000000); //FR_ADC_OFFSET_3
/*
* Reset GPIO masks
*/
_iface->poke32( 6, 0xffff0000); //FR_OE_1
_iface->poke32( 10, 0xffff0000); //FR_IO_1
_iface->poke32( 8, 0xffff0000); //FR_OE_3
_iface->poke32( 12, 0xffff0000); //FR_IO_3
/*
* Disable ATR masks and reset state registers
*/
_iface->poke32( 23, 0x00000000); //FR_ATR_MASK_1
_iface->poke32( 24, 0x00000000); //FR_ATR_TXVAL_1
_iface->poke32( 25, 0x00000000); //FR_ATR_RXVAL_1
_iface->poke32( 29, 0x00000000); //FR_ATR_MASK_3
_iface->poke32( 30, 0x00000000); //FR_ATR_TXVAL_3
_iface->poke32( 31, 0x00000000); //FR_ATR_RXVAL_3
/*
* Set defaults for RX format, decimation, and mux
*/
_iface->poke32( 49, 0x00000300); //FR_RX_FORMAT
_iface->poke32( 38, 0x000e4e41); //FR_RX_MUX
/*
* Set defaults for TX format, interpolation, and mux
*/
_iface->poke32( 48, 0x00000000); //FR_TX_FORMAT
_iface->poke32( 39, 0x00000981); //FR_TX_MUX
/*
* Reset DDC registers
*/
_iface->poke32( 34, 0x00000000); //FR_RX_FREQ_0
_iface->poke32( 44, 0x00000000); //FR_RX_PHASE_0
_iface->poke32( 35, 0x00000000); //FR_RX_FREQ_1
_iface->poke32( 45, 0x00000000); //FR_RX_PHASE_1
_iface->poke32( 36, 0x00000000); //FR_RX_FREQ_2
_iface->poke32( 46, 0x00000000); //FR_RX_PHASE_2
_iface->poke32( 37, 0x00000000); //FR_RX_FREQ_3
_iface->poke32( 47, 0x00000000); //FR_RX_PHASE_3
}
void usrp1_impl::issue_stream_cmd(const stream_cmd_t &stream_cmd)
{
if (stream_cmd.stream_mode == stream_cmd_t::STREAM_MODE_START_CONTINUOUS) {
_iface->write_firmware_cmd(VRQ_FPGA_SET_RX_ENABLE, true, 0, 0, 0);
}
if (stream_cmd.stream_mode == stream_cmd_t::STREAM_MODE_STOP_CONTINUOUS) {
_iface->write_firmware_cmd(VRQ_FPGA_SET_RX_ENABLE, false, 0, 0, 0);
}
}
/***********************************************************************
* Mboard Get
**********************************************************************/
void usrp1_impl::mboard_get(const wax::obj &key_, wax::obj &val)
{
wax::obj key;
std::string name;
boost::tie(key, name) = extract_named_prop(key_);
//handle the get request conditioned on the key
switch(key.as<mboard_prop_t>()){
case MBOARD_PROP_NAME:
val = std::string("usrp1 mboard");
return;
case MBOARD_PROP_OTHERS:
val = prop_names_t();
return;
case MBOARD_PROP_RX_DBOARD:
UHD_ASSERT_THROW(name == "");
val = _rx_dboard_proxy->get_link();
return;
case MBOARD_PROP_RX_DBOARD_NAMES:
val = prop_names_t(1, ""); //vector of size 1 with empty string
return;
case MBOARD_PROP_TX_DBOARD:
UHD_ASSERT_THROW(name == "");
val = _tx_dboard_proxy->get_link();
return;
case MBOARD_PROP_TX_DBOARD_NAMES:
val = prop_names_t(1, ""); //vector of size 1 with empty string
return;
case MBOARD_PROP_RX_DSP:
UHD_ASSERT_THROW(name == "");
val = _rx_ddc_proxy->get_link();
return;
case MBOARD_PROP_RX_DSP_NAMES:
val = prop_names_t(1, "");
return;
case MBOARD_PROP_TX_DSP:
UHD_ASSERT_THROW(name == "");
val = _tx_duc_proxy->get_link();
return;
case MBOARD_PROP_TX_DSP_NAMES:
val = prop_names_t(1, "");
return;
case MBOARD_PROP_CLOCK_CONFIG:
val = _clock_config;
return;
default: UHD_THROW_PROP_GET_ERROR();
}
}
/***********************************************************************
* Mboard Set
**********************************************************************/
void usrp1_impl::mboard_set(const wax::obj &key, const wax::obj &val)
{
//handle the get request conditioned on the key
switch(key.as<mboard_prop_t>()){
case MBOARD_PROP_STREAM_CMD:
issue_stream_cmd(val.as<stream_cmd_t>());
return;
case MBOARD_PROP_TIME_NOW:
case MBOARD_PROP_TIME_NEXT_PPS:
default: UHD_THROW_PROP_SET_ERROR();
}
}
|
