blob: 1f5cd47333eaa7e1878491ac64e98c7ac067f4a7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
|
//
// Copyright 2014 Ettus Research LLC
//
// SPDX-License-Identifier: GPL-3.0
//
#ifndef INCLUDED_E300_FPGA_DEFS_HPP
#define INCLUDED_E300_FPGA_DEFS_HPP
namespace uhd { namespace usrp { namespace e300 { namespace fpga {
static const size_t NUM_RADIOS = 2;
static const uint32_t COMPAT_MAJOR = 17;
static const uint32_t COMPAT_MINOR = 0;
}}}} // namespace
#endif // INCLUDED_E300_FPGA_DEFS_HPP
|
