blob: 7c9eefa54f3c4809e593253ff0f61daa2c5aa6b2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
//
// Copyright 2012,2015 Ettus Research LLC
//
// SPDX-License-Identifier: GPL-3.0
//
#ifndef INCLUDED_B200_CTRL_HPP
#define INCLUDED_B200_CTRL_HPP
#include <uhd/types/time_spec.hpp>
#include <uhd/types/metadata.hpp>
#include <uhd/types/serial.hpp>
#include <uhd/transport/zero_copy.hpp>
#include <boost/shared_ptr.hpp>
#include <boost/utility.hpp>
#include <uhd/types/wb_iface.hpp>
#include <string>
struct fifo_ctrl_excelsior_config
{
size_t async_sid_base;
size_t num_async_chan;
size_t ctrl_sid_base;
size_t spi_base;
size_t spi_rb;
};
/*!
* Provide access to peek, poke, spi, and async messages.
*/
class fifo_ctrl_excelsior : public uhd::timed_wb_iface, public uhd::spi_iface
{
public:
typedef boost::shared_ptr<fifo_ctrl_excelsior> sptr;
//! Make a new control object
static sptr make(
uhd::transport::zero_copy_if::sptr xport,
const fifo_ctrl_excelsior_config &config
);
//! Set the tick rate (converting time into ticks)
virtual void set_tick_rate(const double rate) = 0;
//! Pop an async message from the queue or timeout
virtual bool pop_async_msg(uhd::async_metadata_t &async_metadata, double timeout) = 0;
};
#endif /* INCLUDED_B200_CTRL_HPP */
|
