blob: 300fdb2a52c7a2d01acd669f5087f02f9b385ebc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
//
// Copyright 2014 Ettus Research LLC
//
#ifndef INCLUDED_AD9361_CLIENT_SETTINGS_H
#define INCLUDED_AD9361_CLIENT_SETTINGS_H
#include <stdint.h>
#include <ad9361_device.h>
#ifdef __cplusplus
extern "C" {
#endif
/*!
* Frequency band settings
*/
typedef enum {
AD9361_RX_BAND0,
AD9361_RX_BAND1,
AD9361_TX_BAND0
} frequency_band_t;
double ad9361_client_get_band_edge(ad9361_product_t product, frequency_band_t band);
/*!
* Clocking mode
*/
typedef enum {
AD9361_XTAL_P_CLK_PATH,
AD9361_XTAL_N_CLK_PATH
} clocking_mode_t;
clocking_mode_t ad9361_client_get_clocking_mode(ad9361_product_t product);
/*!
* Digital interface specific
*/
typedef enum {
AD9361_DDR_FDD_LVCMOS,
AD9361_DDR_FDD_LVDS
} digital_interface_mode_t;
digital_interface_mode_t ad9361_client_get_digital_interface_mode(ad9361_product_t product);
typedef struct {
uint8_t rx_clk_delay;
uint8_t rx_data_delay;
uint8_t tx_clk_delay;
uint8_t tx_data_delay;
} digital_interface_delays_t;
digital_interface_delays_t ad9361_client_get_digital_interface_timing(ad9361_product_t product);
#ifdef __cplusplus
}
#endif
#endif /* INCLUDED_AD9361_CLIENT_SETTINGS_H */
|
