1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
#include "b100_impl.hpp"
#include "usrp_commands.h"
#include "fpga_regs_standard.h"
#include "fpga_regs_common.h"
#include "b100_regs.hpp"
#include "usrp_i2c_addr.h"
#include <uhd/usrp/misc_utils.hpp>
#include <uhd/usrp/mboard_props.hpp>
#include <uhd/usrp/dboard_props.hpp>
#include <uhd/usrp/subdev_props.hpp>
#include <uhd/utils/msg.hpp>
#include <uhd/exception.hpp>
#include <uhd/utils/images.hpp>
#include <boost/assign/list_of.hpp>
#include <boost/foreach.hpp>
#include <boost/bind.hpp>
#include <boost/thread/thread.hpp>
#include <uhd/usrp/dsp_utils.hpp>
using namespace uhd;
using namespace uhd::usrp;
static const bool b100_mboard_verbose = true;
/***********************************************************************
* Mboard Initialization
**********************************************************************/
void b100_impl::mboard_init(void)
{
_mboard_proxy = wax_obj_proxy::make(
boost::bind(&b100_impl::mboard_get, this, _1, _2),
boost::bind(&b100_impl::mboard_set, this, _1, _2));
//set the ticks per seconds into the vita time control
_iface->poke32(B100_REG_TIME64_TPS,
boost::uint32_t(_clock_ctrl->get_fpga_clock_rate())
);
//init the clock config
_clock_config = clock_config_t::internal();
update_clock_config();
}
void b100_impl::update_clock_config(void){
boost::uint32_t pps_flags = 0;
//translate pps polarity enums
switch(_clock_config.pps_polarity){
case clock_config_t::PPS_POS: pps_flags |= B100_FLAG_TIME64_PPS_POSEDGE; break;
case clock_config_t::PPS_NEG: pps_flags |= B100_FLAG_TIME64_PPS_NEGEDGE; break;
default: throw uhd::runtime_error("unhandled clock configuration pps polarity");
}
//set the pps flags
_iface->poke32(B100_REG_TIME64_FLAGS, pps_flags);
//clock source ref 10mhz
switch(_clock_config.ref_source){
case clock_config_t::REF_AUTO: _clock_ctrl->use_auto_ref(); break;
case clock_config_t::REF_INT: _clock_ctrl->use_internal_ref(); break;
case clock_config_t::REF_SMA: _clock_ctrl->use_auto_ref(); break;
default: throw uhd::runtime_error("unhandled clock configuration ref source");
}
}
/***********************************************************************
* Mboard Get
**********************************************************************/
void b100_impl::mboard_get(const wax::obj &key_, wax::obj &val){
named_prop_t key = named_prop_t::extract(key_);
static const std::string dboard_name = "A";
//handle the get request conditioned on the key
switch(key.as<mboard_prop_t>()){
case MBOARD_PROP_NAME:
val = std::string(_iface->get_cname() + " mboard");
return;
case MBOARD_PROP_OTHERS:
val = prop_names_t();
return;
case MBOARD_PROP_RX_DBOARD:
UHD_ASSERT_THROW(key.name == dboard_name);
val = _rx_dboard_proxy->get_link();
return;
case MBOARD_PROP_RX_DBOARD_NAMES:
val = prop_names_t(1, dboard_name);
return;
case MBOARD_PROP_TX_DBOARD:
UHD_ASSERT_THROW(key.name == dboard_name);
val = _tx_dboard_proxy->get_link();
return;
case MBOARD_PROP_TX_DBOARD_NAMES:
val = prop_names_t(1, dboard_name);
return;
case MBOARD_PROP_RX_DSP:
val = _rx_dsp_proxies[key.name]->get_link();
return;
case MBOARD_PROP_RX_DSP_NAMES:
val = _rx_dsp_proxies.keys();
return;
case MBOARD_PROP_TX_DSP:
val = _tx_dsp_proxies[key.name]->get_link();
return;
case MBOARD_PROP_TX_DSP_NAMES:
val = _tx_dsp_proxies.keys();
return;
case MBOARD_PROP_CLOCK_CONFIG:
val = _clock_config;
return;
case MBOARD_PROP_RX_SUBDEV_SPEC:
val = _rx_subdev_spec;
return;
case MBOARD_PROP_TX_SUBDEV_SPEC:
val = _tx_subdev_spec;
return;
case MBOARD_PROP_EEPROM_MAP:
val = _iface->mb_eeprom;
return;
case MBOARD_PROP_TIME_NOW:while(true){
uint32_t secs = _iface->peek32(B100_REG_RB_TIME_NOW_SECS);
uint32_t ticks = _iface->peek32(B100_REG_RB_TIME_NOW_TICKS);
if (secs != _iface->peek32(B100_REG_RB_TIME_NOW_SECS)) continue;
val = time_spec_t(secs, ticks, _clock_ctrl->get_fpga_clock_rate());
return;
}
case MBOARD_PROP_TIME_PPS: while(true){
uint32_t secs = _iface->peek32(B100_REG_RB_TIME_PPS_SECS);
uint32_t ticks = _iface->peek32(B100_REG_RB_TIME_PPS_TICKS);
if (secs != _iface->peek32(B100_REG_RB_TIME_PPS_SECS)) continue;
val = time_spec_t(secs, ticks, _clock_ctrl->get_fpga_clock_rate());
return;
}
case MBOARD_PROP_CLOCK_RATE:
val = _clock_ctrl->get_fpga_clock_rate();
return;
default: UHD_THROW_PROP_GET_ERROR();
}
}
/***********************************************************************
* Mboard Set
**********************************************************************/
void b100_impl::mboard_set(const wax::obj &key, const wax::obj &val)
{
if(key.type() == typeid(std::string)) {
if(key.as<std::string>() == "load_eeprom") {
std::string b100_eeprom_image = val.as<std::string>();
UHD_MSG(status) << "B100 EEPROM image: " << b100_eeprom_image << std::endl;
_fx2_ctrl->usrp_load_eeprom(val.as<std::string>());
}
return;
}
//handle the get request conditioned on the key
switch(key.as<mboard_prop_t>()){
case MBOARD_PROP_TIME_NOW:
case MBOARD_PROP_TIME_PPS:{
time_spec_t time_spec = val.as<time_spec_t>();
_iface->poke32(B100_REG_TIME64_TICKS, time_spec.get_tick_count(_clock_ctrl->get_fpga_clock_rate()));
boost::uint32_t imm_flags = (key.as<mboard_prop_t>() == MBOARD_PROP_TIME_NOW)? 1 : 0;
_iface->poke32(B100_REG_TIME64_IMM, imm_flags);
_iface->poke32(B100_REG_TIME64_SECS, boost::uint32_t(time_spec.get_full_secs()));
}
return;
case MBOARD_PROP_RX_SUBDEV_SPEC:{
_rx_subdev_spec = val.as<subdev_spec_t>();
verify_rx_subdev_spec(_rx_subdev_spec, _mboard_proxy->get_link());
//sanity check
UHD_ASSERT_THROW(_rx_subdev_spec.size() <= B100_NUM_RX_DSPS);
//determine frontend swap IQ from the first channel
bool fe_swap_iq = false;
switch(_dboard_manager->get_rx_subdev(_rx_subdev_spec.at(0).sd_name)[SUBDEV_PROP_CONNECTION].as<subdev_conn_t>()){
case SUBDEV_CONN_COMPLEX_QI:
case SUBDEV_CONN_REAL_Q:
fe_swap_iq = true;
break;
default: fe_swap_iq = false;
}
_iface->poke32(B100_REG_RX_FE_SWAP_IQ, fe_swap_iq? 1 : 0);
//set the dsp mux for each channel
for (size_t i = 0; i < _rx_subdev_spec.size(); i++){
bool iq_swap = false, real_mode = false;
switch(_dboard_manager->get_rx_subdev(_rx_subdev_spec.at(i).sd_name)[SUBDEV_PROP_CONNECTION].as<subdev_conn_t>()){
case SUBDEV_CONN_COMPLEX_IQ:
iq_swap = fe_swap_iq;
real_mode = false;
break;
case SUBDEV_CONN_COMPLEX_QI:
iq_swap = not fe_swap_iq;
real_mode = false;
break;
case SUBDEV_CONN_REAL_I:
iq_swap = fe_swap_iq;
real_mode = true;
break;
case SUBDEV_CONN_REAL_Q:
iq_swap = not fe_swap_iq;
real_mode = true;
break;
}
_iface->poke32(B100_REG_DSP_RX_MUX(i),
(iq_swap? B100_FLAG_DSP_RX_MUX_SWAP_IQ : 0) |
(real_mode? B100_FLAG_DSP_RX_MUX_REAL_MODE : 0)
);
}
this->update_xport_channel_mapping();
}return;
case MBOARD_PROP_TX_SUBDEV_SPEC:
_tx_subdev_spec = val.as<subdev_spec_t>();
verify_tx_subdev_spec(_tx_subdev_spec, _mboard_proxy->get_link());
//sanity check
UHD_ASSERT_THROW(_tx_subdev_spec.size() <= B100_NUM_TX_DSPS);
//set the mux
_iface->poke32(B100_REG_TX_FE_MUX, dsp_type1::calc_tx_mux_word(
_dboard_manager->get_tx_subdev(_tx_subdev_spec.front().sd_name)[SUBDEV_PROP_CONNECTION].as<subdev_conn_t>()
));
return;
case MBOARD_PROP_EEPROM_MAP:
// Step1: commit the map, writing only those values set.
// Step2: readback the entire eeprom map into the iface.
val.as<mboard_eeprom_t>().commit(*_iface, mboard_eeprom_t::MAP_B000);
_iface->mb_eeprom = mboard_eeprom_t(*_iface, mboard_eeprom_t::MAP_B000);
return;
case MBOARD_PROP_CLOCK_CONFIG:
_clock_config = val.as<clock_config_t>();
update_clock_config();
return;
case MBOARD_PROP_CLOCK_RATE:
UHD_MSG(warning)
<< "You are setting the master clock rate from the API.\n"
<< "You may want to pass this into the device address as master_clock_rate=<rate>.\n"
<< "This way, the clock rate is guaranteed to be initialized first.\n"
<< "See the application notes for USRP-B100 for further instructions.\n"
;
_clock_ctrl->set_fpga_clock_rate(val.as<double>());
update_xport_channel_mapping();
return;
default: UHD_THROW_PROP_SET_ERROR();
}
}
|
