1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
//
// Copyright 2020 Ettus Research, a National Instruments Brand
//
// SPDX-License-Identifier: GPL-3.0-or-later
//
#include <uhd/exception.hpp>
#include <uhd/rfnoc/keep_one_in_n_block_control.hpp>
#include <uhd/rfnoc/defaults.hpp>
#include <uhd/rfnoc/multichan_register_iface.hpp>
#include <uhd/rfnoc/property.hpp>
#include <uhd/rfnoc/registry.hpp>
using namespace uhd::rfnoc;
//! Space (in bytes) between register banks per channel
const uint32_t REG_BANK_OFFSET = 2048;
const uint32_t keep_one_in_n_block_control::REG_N_OFFSET = 0 * 8;
const uint32_t keep_one_in_n_block_control::REG_MODE_OFFSET = 1 * 8;
const uint32_t keep_one_in_n_block_control::REG_WIDTH_N_OFFSET = 2 * 8;
// User property names
const std::string PROP_KEY_N = "n";
const std::string PROP_KEY_MODE = "mode";
class keep_one_in_n_block_control_impl : public keep_one_in_n_block_control
{
public:
RFNOC_BLOCK_CONSTRUCTOR(keep_one_in_n_block_control),
_keep_one_in_n_reg_iface(*this, 0, REG_BANK_OFFSET),
_max_n( (2 << regs().peek32(REG_WIDTH_N_OFFSET))-1 ) // Fixed HDL parameter
{
UHD_ASSERT_THROW(get_num_input_ports() == get_num_output_ports());
_register_props();
}
size_t get_max_n() const
{
return _max_n;
}
void set_n(const size_t n, const size_t chan = 0)
{
set_property<int>(PROP_KEY_N, static_cast<int>(n), chan);
}
size_t get_n(const size_t chan = 0) const
{
return _n.at(chan).get();
}
void set_mode(const mode mode, const size_t chan = 0)
{
set_property<int>(PROP_KEY_MODE, static_cast<int>(mode), chan);
}
mode get_mode(const size_t chan = 0) const
{
return static_cast<mode>(_mode.at(chan).get());
}
protected:
//! Block-specific register interface
multichan_register_iface _keep_one_in_n_reg_iface;
private:
void _register_props()
{
const size_t num_chans = get_num_input_ports();
_n.reserve(num_chans);
_mode.reserve(num_chans);
for (size_t chan = 0; chan < num_chans; chan++) {
_n.push_back(property_t<int>(
PROP_KEY_N, 1, {res_source_info::USER, chan}));
_mode.push_back(property_t<int>(
PROP_KEY_MODE, static_cast<int>(mode::SAMPLE_MODE),
{res_source_info::USER, chan}));
register_property(&_n.back());
register_property(&_mode.back());
add_property_resolver({&_n.back()}, {&_n.back()}, [this, chan]() {
const int max_n = this->_max_n;
const int n = this->_n.at(chan).get();
if (n < 1) {
throw uhd::value_error("Value of n must be positive");
}
else if (n > max_n) {
throw uhd::value_error("Value of n must be less than "
+ std::to_string(max_n));
}
this->regs().poke32(REG_N_OFFSET, n);
});
add_property_resolver({&_mode.back()},
{&_mode.back()}, [this, chan]() {
const int mode = this->_mode.at(chan).get();
this->regs().poke32(REG_MODE_OFFSET, mode);
});
}
}
/**************************************************************************
* Attributes
*************************************************************************/
//! Maximum value for N
const int _max_n;
//! Properties for scaling_in (one per port)
std::vector<property_t<int>> _n;
//! Sample mode or Packet mode
std::vector<property_t<int>> _mode;
};
UHD_RFNOC_BLOCK_REGISTER_DIRECT(
keep_one_in_n_block_control, KEEP_ONE_IN_N_BLOCK, "KeepOneInN", CLOCK_KEY_GRAPH, "bus_clk")
|
