1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
//
// Copyright 2016 Ettus Research LLC
// Copyright 2018 Ettus Research, a National Instruments Company
//
// SPDX-License-Identifier: GPL-3.0-or-later
//
#include <uhd/rfnoc/dma_fifo_block_ctrl.hpp>
#include <uhd/convert.hpp>
#include <uhd/utils/log.hpp>
#include <uhd/types/wb_iface.hpp>
#include <uhdlib/rfnoc/wb_iface_adapter.hpp>
#include <uhdlib/usrp/cores/dma_fifo_core_3000.hpp>
#include <boost/make_shared.hpp>
#include <boost/thread/mutex.hpp>
#include <boost/format.hpp>
using namespace uhd;
using namespace uhd::rfnoc;
class dma_fifo_block_ctrl_impl : public dma_fifo_block_ctrl
{
public:
static const uint32_t DEFAULT_SIZE = 32*1024*1024;
UHD_RFNOC_BLOCK_CONSTRUCTOR(dma_fifo_block_ctrl)
{
_perifs.resize(get_input_ports().size());
for(size_t i = 0; i < _perifs.size(); i++) {
_perifs[i].ctrl = this->get_ctrl_iface(i);
static const uint32_t USER_SR_BASE = 128*4;
static const uint32_t USER_RB_BASE = 0; //Don't care
_perifs[i].base_addr = DEFAULT_SIZE*i;
_perifs[i].depth = DEFAULT_SIZE;
_perifs[i].core = dma_fifo_core_3000::make(_perifs[i].ctrl, USER_SR_BASE, USER_RB_BASE);
_perifs[i].core->resize(_perifs[i].base_addr, _perifs[i].depth);
UHD_LOG_DEBUG(unique_id(), "Running BIST for FIFO " << i);
if (_perifs[i].core->ext_bist_supported()) {
uint32_t bisterr = _perifs[i].core->run_bist();
if (bisterr != 0) {
throw uhd::runtime_error(str(boost::format("BIST failed! (code: %d)\n") % bisterr));
} else {
double throughput = _perifs[i].core->get_bist_throughput();
UHD_LOGGER_INFO(unique_id()) << (boost::format("BIST passed (Throughput: %.0f MB/s)") % (throughput/1e6)) ;
}
} else {
if (_perifs[i].core->run_bist() == 0) {
UHD_LOGGER_INFO(unique_id()) << "BIST passed";
} else {
UHD_LOGGER_ERROR(unique_id()) << "BIST failed!";
throw uhd::runtime_error("BIST failed!");
}
}
_tree->access<int>(get_arg_path("base_addr/value", i))
.add_coerced_subscriber(boost::bind(&dma_fifo_block_ctrl_impl::resize, this, _1, boost::ref(_perifs[i].depth), i))
.set(_perifs[i].base_addr)
;
_tree->access<int>(get_arg_path("depth/value", i))
.add_coerced_subscriber(boost::bind(&dma_fifo_block_ctrl_impl::resize, this, boost::ref(_perifs[i].base_addr), _1, i))
.set(_perifs[i].depth)
;
}
}
void resize(const uint32_t base_addr, const uint32_t depth, const size_t chan) {
boost::lock_guard<boost::mutex> lock(_config_mutex);
_perifs[chan].base_addr = base_addr;
_perifs[chan].depth = depth;
_perifs[chan].core->resize(base_addr, depth);
}
uint32_t get_base_addr(const size_t chan) const {
return _perifs[chan].base_addr;
}
uint32_t get_depth(const size_t chan) const {
return _perifs[chan].depth;
}
private:
struct fifo_perifs_t
{
wb_iface::sptr ctrl;
dma_fifo_core_3000::sptr core;
uint32_t base_addr;
uint32_t depth;
};
std::vector<fifo_perifs_t> _perifs;
boost::mutex _config_mutex;
};
UHD_RFNOC_BLOCK_REGISTER(dma_fifo_block_ctrl, "DmaFIFO");
|
