blob: 88a729c97245d9231d2ba652f88a3ad0f18bcf9b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
#
# Copyright 2019 Ettus Research, A National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
# We first need to figure out our own path, in case this file is being included
# from somewhere else (e.g., from a fpgadev/top/$device directory)
OOT_FPGA_DIR := $(dir $(abspath $(lastword $(MAKEFILE_LIST))))
# One include statement for every RFNoC block with its own subdirectory, which
# itself will contain a Makefile.srcs
include $(OOT_FPGA_DIR)/rfnoc_block_gain/Makefile.srcs
include $(OOT_FPGA_DIR)/ip/cmplx_mul/Makefile.inc
LIB_IP_XCI_SRCS += $(LIB_IP_CMPLX_MUL_SRCS)
# If there are additional modules or IP (other than what is in the RFNoC block
# subdirectories) that needs to get installed in order to synthesize blocks from
# this module, list them here:
#RFNOC_OOT_SRCS += $(abspath $(addprefix ${OOT_FPGA_DIR}, \
#$(IP_BUILD_DIR)/cmplx_mul/cmplx_mul.xci \
#))
|
