blob: 41d5a1a9a9c906d5ab2b8c57d27574a828f8a6da (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
#
# Copyright 2019 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: GPL-3.0-or-later
#
# List Makefile.srcs here (which needs to point to the individual blocks!) as
# well as any non-block specific HDL files that should get installed alongside
# the rest of the FPGA/Verilog/VHDL/HDL files. Only list files that are required
# for synthesis, testbench-specific files do not get installed and thus do not
# have to be listed (it won't hurt, it will just clutter your share/ directory).
# Don't list the files in the block subdirectories, though, they will get added
# below.
install(FILES
Makefile.srcs
DESTINATION ${PROJECT_DATA_DIR}/fpga
COMPONENT fpga
)
# Now call add_subdirectory() for every block subdir
add_subdirectory(rfnoc_block_gain)
|
