1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
|
/*! \page page_usrp_b200 USRP B2x0 Series
\tableofcontents
\section b200_features Comparative features list - B200/B210
- Hardware Capabilities:
- Integrated RF frontend (70 MHz - 6 GHz)
- External PPS reference input
- External 10 MHz reference input
- Configurable clock rate
- Internal GPSDO option (see \subpage page_gpsdo_b2x0 for details)
- B210 Only:
- MICTOR Debug Connector
- JTAG Connector
- FPGA Capabilities:
- Timed commands in FPGA
- Timed sampling in FPGA
\section b200_imgs Specify a Non-standard Image
UHD software will automatically select the USRP B2X0 images from the
installed images package. The image selection can be overridden with the
`fpga` and `fw` device address parameters.
Example device address string representations to specify non-standard
images:
fpga=usrp_b200_fpga.bin
-- OR --
fw=usrp_b200_fw.hex
\section b200_mcr Changing the Master Clock Rate
The master clock rate feeds the RF frontends and the DSP chains. Users
may select non-default clock rates to acheive integer decimations or
interpolations in the DSP chains. The clock rate can be set to any value
between 5 MHz and 61.44 MHz (or 30.72 MHz for dual-channel mode).
Note that rates above 56 MHz are possible, but not recommended.
The user can set the master clock rate through the usrp API call
uhd::usrp::multi_usrp::set_master_clock_rate(), or the clock rate can be set through the
device arguments, which many applications take:
uhd_usrp_probe --args="master_clock_rate=52e6"
The property to control the master clock rate is a double value, called `tick_rate`.
\subsection b200_auto_mcr Automatic Clock Rate Setting
The default clock rate setting is to automatically set a clock rate
depending on the requested sampling rate. The automatic clock rate selection
is disabled when either `master_clock_rate` is given in the device initialization
arguments, or when uhd::usrp::multi_usrp::set_master_clock_rate() is called.
Note that the master clock rate must be an integer multiple of the sampling
rate. If a master clock rate is chosen for which this condition does not
hold, a warning will be displayed and a different sampling rate is used internally.
Nevertheless, there are multiple valid values for the master clock rate
for most sampling rates. The auto clock rate selection attempts to use
the largest possible clock rate as to enable as many half-band filters
as possible. Expert users might have cases where a more fine-grained
control over the resampling stages is required, in which case manually
selecting a master clock rate might be more suitable than the automatic
rate.
The property to dis- or enable the auto tick rate is a boolean value,
`auto_tick_rate`.
\section b200_fe RF Frontend Notes
The B200 features an integrated RF frontend.
\subsection b200_fe_tuning Frontend tuning
The RF frontend has individually tunable receive and transmit chains. On
the B200, there is one transmit and one receive RF frontend. On the
B210, both transmit and receive can be used in a MIMO configuration. For
the MIMO case, both receive frontends share the RX LO, and both transmit
frontends share the TX LO. Each LO is tunable between 50 MHz and 6 GHz.
\subsection b200_fe_gain Frontend gain
All frontends have individual analog gain controls. The receive
frontends have 73 dB of available gain; and the transmit frontends have
89.5 dB of available gain. Gain settings are application specific, but
it is recommended that users consider using at least half of the
available gain to get reasonable dynamic range.
\section Hardware Reference
\subsection LED Indicators
Below is a table of the LED indicators and their meanings:
<table>
<tr>
<th>Component ID</th><th>Description</th><th>Details</th>
</tr>
<tr>
<td>LED600</td> <td>Power Indicator</td> <td>off = no power applied<br>
red = power applied (external or USB)</td>
</tr>
<tr>
<td>LED800</td> <td>Channel 2 RX2 Activity</td> <td>off = no power applied<br>
green = receiving</td>
</tr>
<tr>
<td>LED801</td> <td>Channel 2 TX/RX Activity</td> <td>off = no activity<br>
green = receiving<br>
red = transmitting<br>
orange = switching between transmitting and receiving</td>
</tr>
<tr>
<td>LED802</td> <td>Channel 1 TX/RX Activity</td> <td>off = no activity
green = receiving<br>
red = transmitting<br>
orange = switching between transmitting and receiving</td>
</tr>
<tr>
<td>LED803</td> <td>Channel 1 RX2 Activity</td> <td>off = no power applied<br>
green = receiving</td>
</tr>
<tr>
<td>LED100</td> <td>GPS lock indicator</td> <td>off = no lock<br>
green = lock</td>
</tr>
</table>
TX LED indicators are on when transimitting data and off when no samples are
available to transmit. RX LED indicators are on when sending samples to the
host and off when unable to do so. This means that TX/RX activity LED
indicators will blink off in a temporary transmit underflow or receive overflow
condition, indicating that the host is not sending or receiving samples fast
enough. The host will be notified of the condition and output a "U" or "O" as
well.
\subsection External Connections
Below is a table showing the external connections and respective power information:
<table>
<tr>
<th>Component ID</th> <th>Description</th> <th> Details</th>
</tr>
<tr>
<td>J601</td> <td>External Power</td> <td>6 V<br>3 A</td>
</tr>
<tr>
<td>J701</td> <td>USB Connector</td> <td>USB 3.0</td>
</tr>
<tr>
<td>J104</td> <td>External PPS Input</td> <td>1.8 V - 5 V</td>
</tr>
<tr>
<td>J101</td> <td>GPS Antenna</td> <td>GPSDO will supply nominal voltage to antenna.</td>
</tr>
<tr>
<td>J100</td> <td>External 10 MHz Input</td> <td>+15 dBm max</td
</tr>
<tr>
<td>J800</td> <td>RF B: TX/RX</td> <td>TX power +20dBm max<br>
RX power -15dBm max</td>
</tr>
<tr>
<td>J802</td> <td>RF B: RX2</td> <td>RX power -15dBm max</td>
</tr>
<tr>
<td>J803</td> <td>RF A: RX2</td> <td>RX power -15dBm max</td>
</tr>
<tr>
<td>J801</td> <td>RF A: TX/RX</td> <td>TX power +20dBm max<br>
RX power -15dBm max</td>
</tr>
</table>
\subsection b200_switches On-Board Connectors and Switches
Below is a table showing the on-board connectors and switches:
Component ID | Description | Details
--------------|----------------------------|----------------------------------------------------------
J502* | Mictor Connector | Interface to FPGA for I/O and inspection.
J503* | JTAG Header | Interface to FPGA for programming and debugging.
S700 | FX3 Hard Reset Switch | -
*/
// vim:ft=doxygen:
|
