aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/x400/constraints/pins/qsfp1_1.xdc
blob: cd0bb54599c5ab422c9e221ac68eb14b4bbfe35a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
#
# Copyright 2021 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
# Description:
#   QSFP28 Port 1 (Lane 1) pin constraints for X410.
#

###############################################################################
# Pin constraints for the MGTs (QSFP28 ports)
###############################################################################

# Bank 128 (Quad X0Y1, Lanes X0Y4-X0Y7)
# Lane 1 (X0Y5)

set_property PACKAGE_PIN W38  [get_ports {QSFP1_1_RX_P}]
set_property PACKAGE_PIN W39  [get_ports {QSFP1_1_RX_N}]

set_property PACKAGE_PIN V35  [get_ports {QSFP1_1_TX_P}]
set_property PACKAGE_PIN V36  [get_ports {QSFP1_1_TX_N}]