aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/x400/constraints/pins/qsfp0_1.xdc
blob: 38f376f50fbdc6f2b6c31c399f96e1537ac881e2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
#
# Copyright 2021 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
# Description:
#   QSFP28 Port 0 (Lane 1) pin constraints for X410.
#

###############################################################################
# Pin constraints for the MGTs (QSFP28 ports)
###############################################################################

# Bank 131 (Quad X0Y4, Lanes X0Y16-X0Y19)
# Lane 1 (X0Y17)

set_property PACKAGE_PIN D36  [get_ports {QSFP0_1_RX_P}]
set_property PACKAGE_PIN D37  [get_ports {QSFP0_1_RX_N}]

set_property PACKAGE_PIN C33  [get_ports {QSFP0_1_TX_P}]
set_property PACKAGE_PIN C34  [get_ports {QSFP0_1_TX_N}]