aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/n3xx/dboards/rh/cpld/Makefile
blob: ff1598894b532bcf2562b13468664962df770b9d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
#
# Copyright 2018 Ettus Research, a National Instruments Company
#

.PHONY: all clean

SRCS=rhodium_top.qpf rhodium_top.qsf rhodium_top.sdc rhodium_top.v rhodium_gain_ctrl.v rhodium_gain_table.v rhodium_lo_gain.v
SIM_SRCS=rh_tb.v rhodium_top.v rhodium_gain_ctrl.v rhodium_gain_table.v rhodium_lo_gain.v
SHORT_HASH=$(addprefix GIT_HASH=,$(shell ../../../../../tools/scripts/git-hash.sh))

all: cpld-rhodium-revb.svf

output_files/rhodium_top.pof: $(SRCS)
	quartus_map rhodium_top --verilog_macro="$(SHORT_HASH)"
	quartus_fit rhodium_top
	quartus_asm rhodium_top
	quartus_sta rhodium_top

cpld-rhodium-revb.svf: output_files/rhodium_top.pof
	quartus_cpf --convert --frequency 10.0MHz --voltage 2.5 --operation p $? $@

clean:
	rm -rf db incremental_db output_files simulation cpld-rhodium-revb.svf

a.out: $(SIM_SRCS)
	iverilog -tvvp -D$(SHORT_HASH) -s rh_tb $(SIM_SRCS)