blob: aa2a1c3257564faea59ad1a32c0b5423050100ff (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
#
# Copyright 2021 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
##################################################
# Project Setup
##################################################
# TOP_MODULE = <Input arg>
# NAME = <Input arg>
# PART_ID = <Input arg>
# ARCH = <Input arg>
##################################################
# Include other makefiles
##################################################
PROJECT_DIR = $(abspath .)
BASE_DIR = $(abspath ../../../..)
include $(BASE_DIR)/../tools/make/quartus_design_builder.mak
# Define VERILOG_DEFS for macros definition
VERILOG_DEFS=$(EXTRA_DEFS) $(GIT_HASH_VERILOG_DEF)
bin: .prereqs
$(call BUILD_QUARTUS_DESIGN,$(TOP_MODULE),$(ARCH),$(PART_ID),$(PROJECT_DIR),$(BUILD_DIR),,0)
@\
pushd $(BUILD_DIR); \
echo "Converting bitfile to svf format..."; \
quartus_cpf --convert \
--frequency 10.0MHz \
--voltage 2.5 \
--operation p \
output_files/$(TOP_MODULE).pof output_files/$(TOP_MODULE).svf; \
popd;
|
