aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/n3xx/dboards/mg/cpld/Makefile
blob: 3fbb7d3bb078174cab87babd1402790f87b9b0a1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
#
# Copyright 2018 Ettus Research, a National Instruments Company
#

.PHONY: all clean

SRCS=TopCpld.qpf TopCpld.qsf Timing.sdc PkgMgCpld.vhd PkgSetup.vhd TopCpld.vhd

all: output_files/TopCpld.svf

cpld-magnesium-revc.svf: output_files/TopCpld.pof
	quartus_cpf --convert --frequency 10.0MHz --voltage 3.3 --operation p $? $@

output_files/TopCpld.pof: $(SRCS)
	quartus_map TopCpld
	quartus_fit TopCpld
	quartus_asm TopCpld
	quartus_sta TopCpld

clean:
	rm -rf db incremental_db output_files simulation cpld-magnesium-revc.svf