blob: d6671e16fd076d288d3e5b5a75d7d64d4ce42484 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
// SPDX-License-Identifier: GPL-2.0 OR X11
/*
* Copyright (c) 2018 National Instruments Corp
*/
&fpga_full {
nixge_internal: ethernet@40020000 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "ni,xge-enet-3.00";
reg = <0x40020000 0x4000
0x40030000 0x2000>;
reg-names = "dma", "ctrl";
clocks = <&clkc 15>;
clock-names = "bus_clk";
interrupts = <0 52 4>, <0 53 4>;
interrupt-names = "rx", "tx";
interrupt-parent = <&intc>;
status = "okay";
phy-mode = "internal";
local-mac-address = <0x00 0x01 0x02 0x03 0x04 0x05>;
fixed-link {
speed = <1000>;
full-duplex;
};
};
uio@40032000 {
compatible = "usrp-uio";
reg = <0x40032000 0x2000>;
reg-names = "misc-enet-int-regs";
status = "okay";
};
};
|
