aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/b200/check.sh
blob: 5935de8831e36aae40bd1bd8eaf3d2420b821996 (plain)
1
iverilog ../top/b200/b200.v -y control/ -y timing/ -y fifo/ -y vita/ -y /opt/Xilinx/14.4/ISE_DS/ISE/verilog/src/unisims/ -y ../top/b200/ -y ../top/b200/coregen/ -y gpif2/ -y /opt/Xilinx/14.4/ISE_DS/ISE/verilog/src/XilinxCoreLib/ -Wall | grep -v timescale