aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv
blob: 30d72050cf1482b21899d896ff26937a0e5eb8c9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
//
// Copyright 2020 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
// Module: ChdrIfaceBfm_all_tb
//
// Description:
//
//   This is the top-level testbench that instantiates multiple instances of
//   the ChdrIfaceBfm_tb testbench to test different parameters.
//

module ChdrIfaceBfm_all_tb();

  `include "test_exec.svh"

  //---------------------------------------------------------------------------
  // Test Definitions
  //---------------------------------------------------------------------------

  typedef struct {
    int CHDR_W;
    int ITEM_W;
  } test_config_t;

  localparam NUM_TESTS = 8;

  localparam test_config_t tests[NUM_TESTS] = '{
    '{ CHDR_W:  64, ITEM_W:  8 },
    '{ CHDR_W:  64, ITEM_W: 16 },
    '{ CHDR_W:  64, ITEM_W: 32 },
    '{ CHDR_W:  64, ITEM_W: 64 },
    '{ CHDR_W: 128, ITEM_W:  8 },
    '{ CHDR_W: 128, ITEM_W: 16 },
    '{ CHDR_W: 128, ITEM_W: 32 },
    '{ CHDR_W: 128, ITEM_W: 64 }
  };


  //---------------------------------------------------------------------------
  // DUT Instances
  //---------------------------------------------------------------------------

  genvar i;
  for (i = 0; i < NUM_TESTS; i++) begin : gen_test_config
    ChdrIfaceBfm_tb #(
      .CHDR_W (tests[i].CHDR_W),
      .ITEM_W (tests[i].ITEM_W)
    ) ChdrIfaceBfm_tb_i ();
  end : gen_test_config

endmodule : ChdrIfaceBfm_all_tb