aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/lib/vita/build_12_to_16
blob: a897a966ebdaa5270b2edfa0e65f95750695bf22 (plain)
1
iverilog -y . -y ../dsp/ -y ../control/ -Wall chdr_12sc_to_16sc_tb.v -o chdr_12sc_to_16sc_tb