blob: 12a98f5aaca53b687fce6bd339c2fc2741bd8842 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
//
// Copyright 2018 Ettus Research, a National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
// Module: pulse_generator
// Description:
// Generates pulses of a given width at intervals of a given period based on
// a given input clock.
module pulse_generator #(parameter WIDTH = 32) (
input wire clk, /* clock */
input wire reset, /* reset */
input wire [WIDTH-1:0] period, /* period, in clk cycles */
input wire [WIDTH-1:0] pulse_width, /* pulse width, in clk cycles */
output reg pulse /* pulse */
);
reg [WIDTH-1:0] count = 0;
always @(posedge clk) begin
if (reset | count <= 1)
count <= period;
else
count <= count - 1;
pulse <= (count > (period - pulse_width));
end
endmodule //pulse_generator
|
