blob: 3cd861176802aa496db951ad9c5b3acafe3b2564 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
#
# Copyright 2016 Ettus Research
#
#-------------------------------------------------
# Top-of-Makefile
#-------------------------------------------------
# Define BASE_DIR to point to the "top" dir
BASE_DIR = $(abspath ../../../../top)
# Include viv_sim_preamble after defining BASE_DIR
include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak
#-------------------------------------------------
# Testbench Specific
#-------------------------------------------------
# Define only one toplevel module
SIM_TOP = axi_fifo_tb
SIM_SRCS = $(abspath \
axi_fifo_tb.sv \
$(LIB_DIR)/fifo/axi_fifo.v \
$(LIB_DIR)/fifo/axi_fifo_flop.v \
$(LIB_DIR)/fifo/axi_fifo_flop2.v \
$(LIB_DIR)/fifo/axi_fifo_short.v \
$(LIB_DIR)/fifo/axi_fifo_bram.v \
)
#-------------------------------------------------
# Bottom-of-Makefile
#-------------------------------------------------
# Include all simulator specific makefiles here
# Each should define a unique target to simulate
# e.g. xsim, vsim, etc and a common "clean" target
include $(BASE_DIR)/../tools/make/viv_simulator.mak
|
