aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/lib/sim/dsp/ddc_chain/run_isim
blob: d43ccf2302160d68cbb6ae353c0d99eb3d13f21f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
rm -rf fuse* *.exe isim
vlogcomp -work work ${XILINX}/verilog/src/glbl.v
vlogcomp -work work --sourcelibext .v \
	 --sourcelibdir ../../.. \
	  --sourcelibdir ../../../../control \
	 --sourcelibdir ../../../../../top/b200/coregen_dsp \
	 --sourcelibdir ../../../../../top/b200/coregen \
	 --sourcelibdir ${XILINX}/verilog/src/unimacro \
	 ddc_chain_tb.v



fuse work.ddc_chain_tb work.glbl -L unisims_ver -L xilinxcorelib_ver -o testbench.exe

# run the simulation script
./testbench.exe #-gui   #-tclbatch simcmds.tcl