blob: 12e4db017e062c8d5ae365c77a3388c8862a7545 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
|
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
module passthru
(input overo_gpio145,
output cgen_sclk,
output cgen_sen_b,
output cgen_mosi,
input fpga_cfg_din,
input fpga_cfg_cclk
);
assign cgen_sclk = fpga_cfg_cclk;
assign cgen_sen_b = overo_gpio145;
assign cgen_mosi = fpga_cfg_din;
endmodule // passthru
|
